standard.tan.rpt

郑亚民版的可编程逻辑器件开发软件quatus ii里的一些例程

Timing Analyzer report for standard
Thu Nov 24 14:59:09 2005
Version 5.0 Build 168 06/22/2005 Service Pack 1.04 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'PLL:inst|altpll:altpll_component|_clk0'
  6. Clock Setup: 'SYS_CLK'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'PLL:inst|altpll:altpll_component|_clk0'
  9. Clock Hold: 'SYS_CLK'
 10. Clock Hold: 'altera_internal_jtag~TCKUTAP'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Minimum tco
 16. Minimum tpd
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,