addere.fit.eqn

郑亚民版的可编程逻辑器件开发软件quatus ii里的一些例程

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--J1_N_5_i is Full_Adder_3:Stages_7_OtherBits_FA|N_5_i at LC_X3_Y20_N2
--operation mode is normal

J1_N_5_i = A[7] & (B[7] # !H1_COUT) # !A[7] & (B[7] & !H1_COUT);


--B1_SUM is Full_Adder:Stages_0_LowBit_FA|SUM at LC_X14_Y20_N4
--operation mode is normal

B1_SUM = CIN $ A[0] $ B[0];


--C1_SUM is Full_Adder_2:Stages_1_OtherBits_FA|SUM at LC_X14_Y20_N8
--operation mode is normal

C1_SUM = A[1] $ (B1_COUT $ !B[1]);


--D1_SUM is Full_Adder_5:Stages_2_OtherBits_FA|SUM at LC_X14_Y20_N6
--operation mode is normal

D1_SUM = B[2] $ (A[2] $ !C1_COUT);


--E1_SUM is Full_Adder_6:Stages_3_OtherBits_FA|SUM at LC_X3_Y20_N8
--operation mode is normal

E1_SUM = A[3] $ B[3] $ (!D1_COUT);


--F1_SUM is Full_Adder_7:Stages_4_OtherBits_FA|SUM at LC_X3_Y20_N0
--operation mode is normal

F1_SUM = A[4] $ B[4] $ !E1_COUT;


--G1_SUM is Full_Adder_4:Stages_5_OtherBits_FA|SUM at LC_X3_Y20_N4
--operation mode is normal

G1_SUM = B[5] $ A[5] $ !F1_COUT;


--H1_SUM is Full_Adder_1:Stages_6_OtherBits_FA|SUM at LC_X3_Y20_N6
--operation mode is normal

H1_SUM = A[6] $ (B[6] $ !G1_COUT);


--J1_SUM is Full_Adder_3:Stages_7_OtherBits_FA|SUM at LC_X3_Y20_N9
--operation mode is normal

J1_SUM = A[7] $ (B[7] $ !H1_COUT);


--H1_COUT is Full_Adder_1:Stages_6_OtherBits_FA|COUT at LC_X3_Y20_N1
--operation mode is normal

H1_COUT = A[6] & (!B[6] & G1_COUT) # !A[6] & (G1_COUT # !B[6]);


--B1_COUT is Full_Adder:Stages_0_LowBit_FA|COUT at LC_X14_Y20_N2
--operation mode is normal

B1_COUT = CIN & !A[0] & !B[0] # !CIN & (!B[0] # !A[0]);


--C1_COUT is Full_Adder_2:Stages_1_OtherBits_FA|COUT at LC_X14_Y20_N5
--operation mode is normal

C1_COUT = A[1] & (B1_COUT & !B[1]) # !A[1] & (B1_COUT # !B[1]);


--D1_COUT is Full_Adder_5:Stages_2_OtherBits_FA|COUT at LC_X14_Y20_N9
--operation mode is normal

D1_COUT = B[2] & (!A[2] & C1_COUT) # !B[2] & (C1_COUT # !A[2]);


--E1_COUT is Full_Adder_6:Stages_3_OtherBits_FA|COUT at LC_X3_Y20_N7
--operation mode is normal

E1_COUT = A[3] & !B[3] & (D1_COUT) # !A[3] & (D1_COUT # !B[3]);


--F1_COUT is Full_Adder_7:Stages_4_OtherBits_FA|COUT at LC_X3_Y20_N3
--operation mode is normal

F1_COUT = A[4] & !B[4] & E1_COUT # !A[4] & (E1_COUT # !B[4]);


--G1_COUT is Full_Adder_4:Stages_5_OtherBits_FA|COUT at LC_X3_Y20_N5
--operation mode is normal

G1_COUT = B[5] & !A[5] & F1_COUT # !B[5] & (F1_COUT # !A[5]);


--COUT is COUT at PIN_C3
--operation mode is output

COUT = OUTPUT(J1_N_5_i);


--SUM[0] is SUM[0] at PIN_A6
--operation mode is output

SUM[0] = OUTPUT(B1_SUM);


--SUM[1] is SUM[1] at PIN_D7
--operation mode is output

SUM[1] = OUTPUT(C1_SUM);


--SUM[2] is SUM[2] at PIN_D8
--operation mode is output

SUM[2] = OUTPUT(D1_SUM);


--SUM[3] is SUM[3] at PIN_C5
--operation mode is output

SUM[3] = OUTPUT(E1_SUM);


--SUM[4] is SUM[4] at PIN_E5
--operation mode is output

SUM[4] = OUTPUT(F1_SUM);


--SUM[5] is SUM[5] at PIN_B1
--operation mode is output

SUM[5] = OUTPUT(G1_SUM);


--SUM[6] is SUM[6] at PIN_A2
--operation mode is output

SUM[6] = OUTPUT(H1_SUM);


--SUM[7] is SUM[7] at PIN_B4
--operation mode is output

SUM[7] = OUTPUT(J1_SUM);


--A[7] is A[7] at PIN_C2
--operation mode is input

A[7] = INPUT();


--B[7] is B[7] at PIN_B5
--operation mode is input

B[7] = INPUT();


--A[0] is A[0] at PIN_B7
--operation mode is input

A[0] = INPUT();


--B[0] is B[0] at PIN_B6
--operation mode is input

B[0] = INPUT();


--CIN is CIN at PIN_A8
--operation mode is input

CIN = INPUT();


--A[1] is A[1] at PIN_E8
--operation mode is input

A[1] = INPUT();


--B[1] is B[1] at PIN_B8
--operation mode is input

B[1] = INPUT();


--A[2] is A[2] at PIN_C8
--operation mode is input

A[2] = INPUT();


--B[2] is B[2] at PIN_C7
--operation mode is input

B[2] = INPUT();


--A[3] is A[3] at PIN_D6
--operation mode is input

A[3] = INPUT();


--B[3] is B[3] at PIN_B2
--operation mode is input

B[3] = INPUT();


--A[4] is A[4] at PIN_D4
--operation mode is input

A[4] = INPUT();


--B[4] is B[4] at PIN_B3
--operation mode is input

B[4] = INPUT();


--A[5] is A[5] at PIN_A4
--operation mode is input

A[5] = INPUT();


--B[5] is B[5] at PIN_G1
--operation mode is input

B[5] = INPUT();


--A[6] is A[6] at PIN_H1
--operation mode is input

A[6] = INPUT();


--B[6] is B[6] at PIN_C4
--operation mode is input

B[6] = INPUT();