up3_clock.tan.summary

在UP3开发板上已经验证过的VHDL代码。精确到十分之一秒

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.771 ns
From           : DipSwitch2
To             : TEMP_BCD_MIND1[0]
From Clock     : --
To Clock       : CLK_48MHZ
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 15.547 ns
From           : ALARM_BCD_HRD0[2]
To             : ALARM_LED
From Clock     : CLK_48MHZ
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.832 ns
From           : reset
To             : RESET_LED
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.263 ns
From           : DipSwitch1
To             : R_current_state.r_start
From Clock     : --
To Clock       : CLK_48MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_48MHZ'
Slack          : N/A
Required Time  : None
Actual Time    : 124.12 MHz ( period = 8.057 ns )
From           : \READ_I2C:count1[3]
To             : sda~en
From Clock     : CLK_48MHZ
To Clock       : CLK_48MHZ
Failed Paths   : 0

Type           : Clock Hold: 'CLK_48MHZ'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : BCD_SECD0[0]
To             : next_command.write_star1
From Clock     : CLK_48MHZ
To Clock       : CLK_48MHZ
Failed Paths   : 39

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 39

--------------------------------------------------------------------------------------