mux_ncb.tdf

实现DDS频率可调得VHDL程序

--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone" LPM_SIZE=16 LPM_WIDTH=8 LPM_WIDTHS=4 data result sel
--VERSION_BEGIN 6.1 cbx_lpm_mux 2006:04:25:15:10:08:SJ cbx_mgl 2006:10:27:16:08:48:SJ  VERSION_END


--  Copyright (C) 1991-2006 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.



--synthesis_resources = lut 80 
SUBDESIGN mux_ncb
( 
	data[127..0]	:	input;
	result[7..0]	:	output;
	sel[3..0]	:	input;
) 
VARIABLE 
	result_node[7..0]	: WIRE;
	sel_ffs_wire[3..0]	: WIRE;
	sel_node[3..0]	: WIRE;
	w_data1887w[15..0]	: WIRE;
	w_data1927w[3..0]	: WIRE;
	w_data1928w[3..0]	: WIRE;
	w_data1929w[3..0]	: WIRE;
	w_data1930w[3..0]	: WIRE;
	w_data2026w[15..0]	: WIRE;
	w_data2066w[3..0]	: WIRE;
	w_data2067w[3..0]	: WIRE;
	w_data2068w[3..0]	: WIRE;
	w_data2069w[3..0]	: WIRE;
	w_data2160w[15..0]	: WIRE;
	w_data2200w[3..0]	: WIRE;
	w_data2201w[3..0]	: WIRE;
	w_data2202w[3..0]	: WIRE;
	w_data2203w[3..0]	: WIRE;
	w_data2294w[15..0]	: WIRE;
	w_data2334w[3..0]	: WIRE;
	w_data2335w[3..0]	: WIRE;
	w_data2336w[3..0]	: WIRE;
	w_data2337w[3..0]	: WIRE;
	w_data2428w[15..0]	: WIRE;
	w_data2468w[3..0]	: WIRE;
	w_data2469w[3..0]	: WIRE;
	w_data2470w[3..0]	: WIRE;
	w_data2471w[3..0]	: WIRE;
	w_data2562w[15..0]	: WIRE;
	w_data2602w[3..0]	: WIRE;
	w_data2603w[3..0]	: WIRE;
	w_data2604w[3..0]	: WIRE;
	w_data2605w[3..0]	: WIRE;
	w_data2696w[15..0]	: WIRE;
	w_data2736w[3..0]	: WIRE;
	w_data2737w[3..0]	: WIRE;
	w_data2738w[3..0]	: WIRE;
	w_data2739w[3..0]	: WIRE;
	w_data2830w[15..0]	: WIRE;
	w_data2870w[3..0]	: WIRE;
	w_data2871w[3..0]	: WIRE;
	w_data2872w[3..0]	: WIRE;
	w_data2873w[3..0]	: WIRE;
	w_result1923w	: WIRE;
	w_result1924w	: WIRE;
	w_result1925w	: WIRE;
	w_result1926w	: WIRE;
	w_result1937w	: WIRE;
	w_result1958w	: WIRE;
	w_result1975w	: WIRE;
	w_result1992w	: WIRE;
	w_result2008w	: WIRE;
	w_result2062w	: WIRE;
	w_result2063w	: WIRE;
	w_result2064w	: WIRE;
	w_result2065w	: WIRE;
	w_result2076w	: WIRE;
	w_result2097w	: WIRE;
	w_result2114w	: WIRE;
	w_result2131w	: WIRE;
	w_result2147w	: WIRE;
	w_result2196w	: WIRE;
	w_result2197w	: WIRE;
	w_result2198w	: WIRE;
	w_result2199w	: WIRE;
	w_result2210w	: WIRE;
	w_result2231w	: WIRE;
	w_result2248w	: WIRE;
	w_result2265w	: WIRE;
	w_result2281w	: WIRE;
	w_result2330w	: WIRE;
	w_result2331w	: WIRE;
	w_result2332w	: WIRE;
	w_result2333w	: WIRE;
	w_result2344w	: WIRE;
	w_result2365w	: WIRE;
	w_result2382w	: WIRE;
	w_result2399w	: WIRE;
	w_result2415w	: WIRE;
	w_result2464w	: WIRE;
	w_result2465w	: WIRE;
	w_result2466w	: WIRE;
	w_result2467w	: WIRE;
	w_result2478w	: WIRE;
	w_result2499w	: WIRE;
	w_result2516w	: WIRE;
	w_result2533w	: WIRE;
	w_result2549w	: WIRE;
	w_result2598w	: WIRE;
	w_result2599w	: WIRE;
	w_result2600w	: WIRE;
	w_result2601w	: WIRE;
	w_result2612w	: WIRE;
	w_result2633w	: WIRE;
	w_result2650w	: WIRE;
	w_result2667w	: WIRE;
	w_result2683w	: WIRE;
	w_result2732w	: WIRE;
	w_result2733w	: WIRE;
	w_result2734w	: WIRE;
	w_result2735w	: WIRE;
	w_result2746w	: WIRE;
	w_result2767w	: WIRE;
	w_result2784w	: WIRE;
	w_result2801w	: WIRE;
	w_result2817w	: WIRE;
	w_result2866w	: WIRE;
	w_result2867w	: WIRE;
	w_result2868w	: WIRE;
	w_result2869w	: WIRE;
	w_result2880w	: WIRE;
	w_result2901w	: WIRE;