⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 count60.rpt

📁 消抖程序
💻 RPT
📖 第 1 页 / 共 3 页
字号:
         #  count0 &  count1 & !count2;

-- Node name is '|LPM_ADD_SUB:129|addcore:adder|:152' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC5_B13', type is buried 
_LC5_B13 = LCELL( _EQ005);
  _EQ005 = !count3 &  count4
         #  count4 & !_LC3_B24
         #  count3 & !count4 &  _LC3_B24;

-- Node name is '|LPM_ADD_SUB:129|addcore:adder|:153' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC2_B17', type is buried 
_LC2_B17 = LCELL( _EQ006);
  _EQ006 =  count5 & !_LC8_B13
         # !count5 &  _LC8_B13;

-- Node name is '|LPM_ADD_SUB:129|addcore:adder|:154' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC3_B17', type is buried 
_LC3_B17 = LCELL( _EQ007);
  _EQ007 = !count5 &  count6
         #  count6 & !_LC8_B13
         #  count5 & !count6 &  _LC8_B13;

-- Node name is '|LPM_ADD_SUB:129|addcore:adder|:155' from file "addcore.tdf" line 316, column 45
-- Equation name is '_LC7_B17', type is buried 
_LC7_B17 = LCELL( _EQ008);
  _EQ008 = !count5 &  count7
         #  count7 & !_LC8_B13
         # !count6 &  count7
         #  count5 &  count6 & !count7 &  _LC8_B13;

-- Node name is '|LPM_ADD_SUB:208|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC8_B16', type is buried 
_LC8_B16 = LCELL( _EQ009);
  _EQ009 =  _LC2_B16 & !_LC6_B24
         #  _LC1_B24 & !_LC6_B24;

-- Node name is '|LPM_ADD_SUB:208|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = LCELL( _EQ010);
  _EQ010 =  _LC3_B13 &  _LC5_B13 &  _LC8_B16;

-- Node name is '|LPM_ADD_SUB:208|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B17', type is buried 
_LC4_B17 = LCELL( _EQ011);
  _EQ011 =  count5 &  _LC4_B13 & !_LC8_B13
         # !count5 &  _LC4_B13 &  _LC8_B13;

-- Node name is '|LPM_ADD_SUB:208|addcore:adder|:141' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B17', type is buried 
_LC6_B17 = LCELL( _EQ012);
  _EQ012 =  count5 & !count6 &  _LC4_B17 &  _LC8_B13
         # !count5 &  count6 &  _LC4_B17
         #  count6 &  _LC4_B17 & !_LC8_B13;

-- Node name is ':19' 
-- Equation name is '_LC4_B21', type is buried 
_LC4_B21 = DFFE( _LC6_B24, GLOBAL( clk),  VCC,  VCC, !_LC1_B21);

-- Node name is '~110~1' 
-- Equation name is '~110~1', location is LC4_B24, type is buried.
-- synthesized logic cell 
_LC4_B24 = LCELL( _EQ013);
  _EQ013 = !count6
         #  count7
         #  count5;

-- Node name is '~110~2' 
-- Equation name is '~110~2', location is LC8_B24, type is buried.
-- synthesized logic cell 
_LC8_B24 = LCELL( _EQ014);
  _EQ014 = !count3
         #  count2
         #  count1;

-- Node name is ':110' 
-- Equation name is '_LC6_B24', type is buried 
!_LC6_B24 = _LC6_B24~NOT;
_LC6_B24~NOT = LCELL( _EQ015);
  _EQ015 = !count4
         # !count0
         #  _LC4_B24
         #  _LC8_B24;

-- Node name is ':173' 
-- Equation name is '_LC3_B13', type is buried 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ016);
  _EQ016 =  _LC6_B24
         #  count3 &  _LC3_B24
         # !count3 & !_LC3_B24;

-- Node name is ':199' 
-- Equation name is '_LC1_B16', type is buried 
!_LC1_B16 = _LC1_B16~NOT;
_LC1_B16~NOT = LCELL( _EQ017);
  _EQ017 = !_LC3_B13
         # !_LC1_B24 & !_LC2_B16;

-- Node name is ':218' 
-- Equation name is '_LC8_B17', type is buried 
_LC8_B17 = LCELL( _EQ018);
  _EQ018 =  _LC1_B16 &  _LC6_B17 & !_LC7_B17
         #  _LC1_B16 & !_LC6_B17 &  _LC7_B17
         # !_LC1_B16 & !_LC6_B24 &  _LC7_B17;

-- Node name is ':224' 
-- Equation name is '_LC5_B17', type is buried 
_LC5_B17 = LCELL( _EQ019);
  _EQ019 =  _LC1_B16 & !_LC3_B17 &  _LC4_B17
         #  _LC1_B16 &  _LC3_B17 & !_LC4_B17
         # !_LC1_B16 &  _LC3_B17 & !_LC6_B24;

-- Node name is ':230' 
-- Equation name is '_LC7_B13', type is buried 
_LC7_B13 = LCELL( _EQ020);
  _EQ020 =  _LC1_B16 & !_LC2_B17 &  _LC4_B13
         #  _LC1_B16 &  _LC2_B17 & !_LC4_B13
         # !_LC1_B16 &  _LC2_B17 & !_LC6_B24;

-- Node name is ':236' 
-- Equation name is '_LC6_B13', type is buried 
_LC6_B13 = LCELL( _EQ021);
  _EQ021 =  _LC1_B16 & !_LC5_B13 &  _LC8_B16
         #  _LC1_B16 &  _LC5_B13 & !_LC8_B16
         # !_LC1_B16 &  _LC5_B13 & !_LC6_B24;

-- Node name is ':248' 
-- Equation name is '_LC3_B16', type is buried 
_LC3_B16 = LCELL( _EQ022);
  _EQ022 =  _LC1_B16 &  _LC1_B24 &  _LC2_B16
         #  _LC1_B16 & !_LC1_B24 & !_LC2_B16
         #  _LC6_B16;

-- Node name is ':250' 
-- Equation name is '_LC6_B16', type is buried 
_LC6_B16 = LCELL( _EQ023);
  _EQ023 =  _LC1_B24 & !_LC3_B13 & !_LC6_B24;

-- Node name is ':254' 
-- Equation name is '_LC5_B16', type is buried 
_LC5_B16 = LCELL( _EQ024);
  _EQ024 =  _LC2_B16 & !_LC3_B13 & !_LC6_B24
         #  _LC1_B16 & !_LC2_B16;

-- Node name is '~303~1' 
-- Equation name is '~303~1', location is LC7_B16, type is buried.
-- synthesized logic cell 
_LC7_B16 = LCELL( _EQ025);
  _EQ025 =  _LC2_B16 &  _LC3_B13 & !_LC8_B16
         #  _LC1_B24 &  _LC3_B13 & !_LC8_B16
         # !_LC1_B24 & !_LC2_B16 &  _LC3_B13;



Project Information                                         e:\eda\count60.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 11,283K

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -