📄 saomiaoxianshi.rpt
字号:
Project Information e:\eda\saomiaoxianshi.rpt
MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 04/01/2008 19:37:34
Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
SAOMIAOXIANSHI
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
saomiaoxianshi
EPF10K10LC84-3 33 11 0 0 0 % 47 8 %
User Pins: 33 11 0
Project Information e:\eda\saomiaoxianshi.rpt
** FILE HIERARCHY **
|lpm_add_sub:118|
|lpm_add_sub:118|addcore:adder|
|lpm_add_sub:118|altshift:result_ext_latency_ffs|
|lpm_add_sub:118|altshift:carry_ext_latency_ffs|
|lpm_add_sub:118|altshift:oflow_ext_latency_ffs|
Device-Specific Information: e:\eda\saomiaoxianshi.rpt
saomiaoxianshi
***** Logic for device 'saomiaoxianshi' compiled without errors.
Device: EPF10K10LC84-3
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
^
C
R R R O
E E E N
S S V S G F
E E C E f f N d _ ^
R R C R l l D a # D n
p p p V p V p I V a c a p I t p p p T O C
7 5 4 E 3 E 6 N E g l g 7 N a 7 1 3 C N E
1 1 0 D 2 D 3 T D 1 k 2 0 T 4 2 2 3 K E O
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
^DATA0 | 12 74 | #TDO
^DCLK | 13 73 | data3
^nCE | 14 72 | RESERVED
#TDI | 15 71 | RESERVED
RESERVED | 16 70 | data0
RESERVED | 17 69 | data7
RESERVED | 18 68 | GNDINT
choice1 | 19 67 | RESERVED
VCCINT | 20 66 | data1
RESERVED | 21 65 | data2
RESERVED | 22 EPF10K10LC84-3 64 | data5
data6 | 23 63 | VCCINT
RESERVED | 24 62 | p30
RESERVED | 25 61 | p50
GNDINT | 26 60 | choice0
p60 | 27 59 | choice2
p22 | 28 58 | p43
p23 | 29 57 | #TMS
p73 | 30 56 | #TRST
^MSEL0 | 31 55 | ^nSTATUS
^MSEL1 | 32 54 | p31
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
V ^ p R p R p V G s p f V G p p p p p p p
C n 2 E 1 E 5 C N w 5 l C N 4 6 1 2 6 4 1
C C 0 S 3 S 2 C D i 3 a C D 2 2 0 1 1 1 1
I O E E I I t g I I
N N R R N N c 0 N N
T F V V T T h T T
I E E
G D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: e:\eda\saomiaoxianshi.rpt
saomiaoxianshi
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
C14 3/ 8( 37%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 7/22( 31%)
C15 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
C16 8/ 8(100%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 15/22( 68%)
C17 8/ 8(100%) 1/ 8( 12%) 3/ 8( 37%) 1/2 0/2 13/22( 59%)
C18 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 0/2 0/2 17/22( 77%)
C19 1/ 8( 12%) 1/ 8( 12%) 0/ 8( 0%) 1/2 0/2 1/22( 4%)
C20 8/ 8(100%) 0/ 8( 0%) 8/ 8(100%) 1/2 0/2 0/22( 0%)
C21 8/ 8(100%) 7/ 8( 87%) 0/ 8( 0%) 1/2 0/2 7/22( 31%)
C22 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 2/22( 9%)
C24 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 1/2 0/2 1/22( 4%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 38/53 ( 71%)
Total logic cells used: 47/576 ( 8%)
Total embedded cells used: 0/24 ( 0%)
Total EABs used: 0/3 ( 0%)
Average fan-in: 3.08/4 ( 77%)
Total fan-in: 145/2304 ( 6%)
Total input pins required: 33
Total input I/O cell registers required: 0
Total output pins required: 11
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 47
Total flipflops required: 14
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 3/ 576 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 EA 13 14 15 16 17 18 19 20 21 22 23 24 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
B: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 1 8 8 8 1 8 8 1 0 1 47/0
Total: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 1 8 8 8 1 8 8 1 0 1 47/0
Device-Specific Information: e:\eda\saomiaoxianshi.rpt
saomiaoxianshi
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
1 - - - -- INPUT G 0 0 0 0 clk
44 - - - -- INPUT 0 0 0 2 flag0
2 - - - -- INPUT 0 0 0 1 flag1
84 - - - -- INPUT 0 0 0 1 flag2
49 - - - 16 INPUT 0 0 0 1 p10
53 - - - 20 INPUT 0 0 0 1 p11
79 - - - 24 INPUT 0 0 0 1 p12
37 - - - 09 INPUT 0 0 0 1 p13
35 - - - 06 INPUT 0 0 0 1 p20
50 - - - 17 INPUT 0 0 0 1 p21
28 - - C -- INPUT 0 0 0 1 p22
29 - - C -- INPUT 0 0 0 1 p23
62 - - C -- INPUT 0 0 0 1 p30
54 - - - 21 INPUT 0 0 0 1 p31
7 - - - 03 INPUT 0 0 0 1 p32
78 - - - 24 INPUT 0 0 0 1 p33
9 - - - 02 INPUT 0 0 0 1 p40
52 - - - 19 INPUT 0 0 0 1 p41
47 - - - 14 INPUT 0 0 0 1 p42
58 - - C -- INPUT 0 0 0 1 p43
61 - - C -- INPUT 0 0 0 1 p50
10 - - - 01 INPUT 0 0 0 1 p51
39 - - - 11 INPUT 0 0 0 1 p52
43 - - - -- INPUT 0 0 0 1 p53
27 - - C -- INPUT 0 0 0 1 p60
51 - - - 18 INPUT 0 0 0 1 p61
48 - - - 15 INPUT 0 0 0 1 p62
5 - - - 05 INPUT 0 0 0 1 p63
83 - - - 13 INPUT 0 0 0 1 p70
11 - - - 01 INPUT 0 0 0 1 p71
80 - - - 23 INPUT 0 0 0 1 p72
30 - - C -- INPUT 0 0 0 1 p73
42 - - - -- INPUT 0 0 0 2 switch
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: e:\eda\saomiaoxianshi.rpt
saomiaoxianshi
** OUTPUTS **
Fed By Fed By Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
60 - - C -- OUTPUT 0 1 0 0 choice0
19 - - A -- OUTPUT 0 1 0 0 choice1
59 - - C -- OUTPUT 0 1 0 0 choice2
70 - - A -- OUTPUT 0 1 0 0 data0
66 - - B -- OUTPUT 0 1 0 0 data1
65 - - B -- OUTPUT 0 1 0 0 data2
73 - - A -- OUTPUT 0 1 0 0 data3
81 - - - 22 OUTPUT 0 1 0 0 data4
64 - - B -- OUTPUT 0 1 0 0 data5
23 - - B -- OUTPUT 0 1 0 0 data6
69 - - A -- OUTPUT 0 1 0 0 data7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: e:\eda\saomiaoxianshi.rpt
saomiaoxianshi
** BURIED LOGIC **
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -