fir.fit.eqn

fir滤波器的设计

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--V1_Dout[7] is add888:inst44|Dout[7] at LC_X15_Y5_N7
--operation mode is normal

V1_Dout[7]_carry_eqn = (!V1L51 & V1L22) # (V1L51 & V1L32);
V1_Dout[7]_lut_out = U3_Dout[15] $ S1_Dout[15] $ V1_Dout[7]_carry_eqn;
V1_Dout[7] = DFFEAS(V1_Dout[7]_lut_out, GLOBAL(clk), VCC, , , , , , );


--V1_Dout[6] is add888:inst44|Dout[6] at LC_X15_Y5_N6
--operation mode is arithmetic

V1_Dout[6]_carry_eqn = (!V1L51 & V1L91) # (V1L51 & V1L02);
V1_Dout[6]_lut_out = U3_Dout[14] $ S1_Dout[14] $ !V1_Dout[6]_carry_eqn;
V1_Dout[6] = DFFEAS(V1_Dout[6]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L22 is add888:inst44|Dout[6]~61 at LC_X15_Y5_N6
--operation mode is arithmetic

V1L22_cout_0 = U3_Dout[14] & (S1_Dout[14] # !V1L91) # !U3_Dout[14] & S1_Dout[14] & !V1L91;
V1L22 = CARRY(V1L22_cout_0);

--V1L32 is add888:inst44|Dout[6]~61COUT1_104 at LC_X15_Y5_N6
--operation mode is arithmetic

V1L32_cout_1 = U3_Dout[14] & (S1_Dout[14] # !V1L02) # !U3_Dout[14] & S1_Dout[14] & !V1L02;
V1L32 = CARRY(V1L32_cout_1);


--V1_Dout[5] is add888:inst44|Dout[5] at LC_X15_Y5_N5
--operation mode is arithmetic

V1_Dout[5]_carry_eqn = (!V1L51 & GND) # (V1L51 & VCC);
V1_Dout[5]_lut_out = S1_Dout[13] $ U3_Dout[13] $ V1_Dout[5]_carry_eqn;
V1_Dout[5] = DFFEAS(V1_Dout[5]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L91 is add888:inst44|Dout[5]~65 at LC_X15_Y5_N5
--operation mode is arithmetic

V1L91_cout_0 = S1_Dout[13] & !U3_Dout[13] & !V1L51 # !S1_Dout[13] & (!V1L51 # !U3_Dout[13]);
V1L91 = CARRY(V1L91_cout_0);

--V1L02 is add888:inst44|Dout[5]~65COUT1_102 at LC_X15_Y5_N5
--operation mode is arithmetic

V1L02_cout_1 = S1_Dout[13] & !U3_Dout[13] & !V1L51 # !S1_Dout[13] & (!V1L51 # !U3_Dout[13]);
V1L02 = CARRY(V1L02_cout_1);


--V1_Dout[4] is add888:inst44|Dout[4] at LC_X15_Y5_N4
--operation mode is arithmetic

V1_Dout[4]_lut_out = S1_Dout[12] $ U3_Dout[12] $ !V1L21;
V1_Dout[4] = DFFEAS(V1_Dout[4]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L51 is add888:inst44|Dout[4]~69 at LC_X15_Y5_N4
--operation mode is arithmetic

V1L51 = V1L61;


--V1_Dout[3] is add888:inst44|Dout[3] at LC_X15_Y5_N3
--operation mode is arithmetic

V1_Dout[3]_lut_out = U3_Dout[11] $ S1_Dout[11] $ V1L9;
V1_Dout[3] = DFFEAS(V1_Dout[3]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L21 is add888:inst44|Dout[3]~73 at LC_X15_Y5_N3
--operation mode is arithmetic

V1L21_cout_0 = U3_Dout[11] & !S1_Dout[11] & !V1L9 # !U3_Dout[11] & (!V1L9 # !S1_Dout[11]);
V1L21 = CARRY(V1L21_cout_0);

--V1L31 is add888:inst44|Dout[3]~73COUT1_100 at LC_X15_Y5_N3
--operation mode is arithmetic

V1L31_cout_1 = U3_Dout[11] & !S1_Dout[11] & !V1L01 # !U3_Dout[11] & (!V1L01 # !S1_Dout[11]);
V1L31 = CARRY(V1L31_cout_1);


--V1_Dout[2] is add888:inst44|Dout[2] at LC_X15_Y5_N2
--operation mode is arithmetic

V1_Dout[2]_lut_out = S1_Dout[10] $ U3_Dout[10] $ !V1L6;
V1_Dout[2] = DFFEAS(V1_Dout[2]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L9 is add888:inst44|Dout[2]~77 at LC_X15_Y5_N2
--operation mode is arithmetic

V1L9_cout_0 = S1_Dout[10] & (U3_Dout[10] # !V1L6) # !S1_Dout[10] & U3_Dout[10] & !V1L6;
V1L9 = CARRY(V1L9_cout_0);

--V1L01 is add888:inst44|Dout[2]~77COUT1_99 at LC_X15_Y5_N2
--operation mode is arithmetic

V1L01_cout_1 = S1_Dout[10] & (U3_Dout[10] # !V1L7) # !S1_Dout[10] & U3_Dout[10] & !V1L7;
V1L01 = CARRY(V1L01_cout_1);


--V1_Dout[1] is add888:inst44|Dout[1] at LC_X15_Y5_N1
--operation mode is arithmetic

V1_Dout[1]_lut_out = U3_Dout[9] $ S1_Dout[9] $ V1L3;
V1_Dout[1] = DFFEAS(V1_Dout[1]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L6 is add888:inst44|Dout[1]~81 at LC_X15_Y5_N1
--operation mode is arithmetic

V1L6_cout_0 = U3_Dout[9] & !S1_Dout[9] & !V1L3 # !U3_Dout[9] & (!V1L3 # !S1_Dout[9]);
V1L6 = CARRY(V1L6_cout_0);

--V1L7 is add888:inst44|Dout[1]~81COUT1_97 at LC_X15_Y5_N1
--operation mode is arithmetic

V1L7_cout_1 = U3_Dout[9] & !S1_Dout[9] & !V1L4 # !U3_Dout[9] & (!V1L4 # !S1_Dout[9]);
V1L7 = CARRY(V1L7_cout_1);


--V1_Dout[0] is add888:inst44|Dout[0] at LC_X15_Y5_N0
--operation mode is arithmetic

V1_Dout[0]_lut_out = S1_Dout[8] $ U3_Dout[8];
V1_Dout[0] = DFFEAS(V1_Dout[0]_lut_out, GLOBAL(clk), VCC, , , , , , );

--V1L3 is add888:inst44|Dout[0]~85 at LC_X15_Y5_N0
--operation mode is arithmetic

V1L3_cout_0 = S1_Dout[8] & U3_Dout[8];
V1L3 = CARRY(V1L3_cout_0);

--V1L4 is add888:inst44|Dout[0]~85COUT1_95 at LC_X15_Y5_N0
--operation mode is arithmetic

V1L4_cout_1 = S1_Dout[8] & U3_Dout[8];
V1L4 = CARRY(V1L4_cout_1);


--U3_Dout[15] is dff15:inst43|Dout[15] at LC_X12_Y5_N2
--operation mode is normal

U3_Dout[15]_lut_out = U1_Dout[15];
U3_Dout[15] = DFFEAS(U3_Dout[15]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , , , , );


--S1_Dout[15] is add141616:inst39|Dout[15] at LC_X15_Y6_N7
--operation mode is normal

S1_Dout[15]_carry_eqn = (!S1L53 & S1L04) # (S1L53 & S1L14);
S1_Dout[15]_lut_out = Q1_Dout[13] $ (S1_Dout[15]_carry_eqn $ R1_Dout[15]);
S1_Dout[15] = DFFEAS(S1_Dout[15]_lut_out, GLOBAL(clk), VCC, , , , , , );


--U3_Dout[14] is dff15:inst43|Dout[14] at LC_X15_Y5_N9
--operation mode is normal

U3_Dout[14]_lut_out = GND;
U3_Dout[14] = DFFEAS(U3_Dout[14]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , U1_Dout[14], , , VCC);


--S1_Dout[14] is add141616:inst39|Dout[14] at LC_X15_Y6_N6
--operation mode is arithmetic

S1_Dout[14]_carry_eqn = (!S1L53 & S1L73) # (S1L53 & S1L83);
S1_Dout[14]_lut_out = Q1_Dout[13] $ R1_Dout[14] $ !S1_Dout[14]_carry_eqn;
S1_Dout[14] = DFFEAS(S1_Dout[14]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L04 is add141616:inst39|Dout[14]~109 at LC_X15_Y6_N6
--operation mode is arithmetic

S1L04_cout_0 = Q1_Dout[13] & (R1_Dout[14] # !S1L73) # !Q1_Dout[13] & R1_Dout[14] & !S1L73;
S1L04 = CARRY(S1L04_cout_0);

--S1L14 is add141616:inst39|Dout[14]~109COUT1_230 at LC_X15_Y6_N6
--operation mode is arithmetic

S1L14_cout_1 = Q1_Dout[13] & (R1_Dout[14] # !S1L83) # !Q1_Dout[13] & R1_Dout[14] & !S1L83;
S1L14 = CARRY(S1L14_cout_1);


--U3_Dout[13] is dff15:inst43|Dout[13] at LC_X6_Y9_N4
--operation mode is normal

U3_Dout[13]_lut_out = U1_Dout[13];
U3_Dout[13] = DFFEAS(U3_Dout[13]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , , , , );


--S1_Dout[13] is add141616:inst39|Dout[13] at LC_X15_Y6_N5
--operation mode is arithmetic

S1_Dout[13]_carry_eqn = S1L53;
S1_Dout[13]_lut_out = Q1_Dout[13] $ R1_Dout[13] $ S1_Dout[13]_carry_eqn;
S1_Dout[13] = DFFEAS(S1_Dout[13]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L73 is add141616:inst39|Dout[13]~113 at LC_X15_Y6_N5
--operation mode is arithmetic

S1L73_cout_0 = Q1_Dout[13] & !R1_Dout[13] & !S1L53 # !Q1_Dout[13] & (!S1L53 # !R1_Dout[13]);
S1L73 = CARRY(S1L73_cout_0);

--S1L83 is add141616:inst39|Dout[13]~113COUT1_228 at LC_X15_Y6_N5
--operation mode is arithmetic

S1L83_cout_1 = Q1_Dout[13] & !R1_Dout[13] & !S1L53 # !Q1_Dout[13] & (!S1L53 # !R1_Dout[13]);
S1L83 = CARRY(S1L83_cout_1);


--U3_Dout[12] is dff15:inst43|Dout[12] at LC_X9_Y5_N4
--operation mode is normal

U3_Dout[12]_lut_out = U1_Dout[12];
U3_Dout[12] = DFFEAS(U3_Dout[12]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , , , , );


--S1_Dout[12] is add141616:inst39|Dout[12] at LC_X15_Y6_N4
--operation mode is arithmetic

S1_Dout[12]_carry_eqn = (!S1L5 & S1L23) # (S1L5 & S1L33);
S1_Dout[12]_lut_out = Q1_Dout[12] $ R1_Dout[12] $ !S1_Dout[12]_carry_eqn;
S1_Dout[12] = DFFEAS(S1_Dout[12]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L53 is add141616:inst39|Dout[12]~117 at LC_X15_Y6_N4
--operation mode is arithmetic

S1L53 = CARRY(Q1_Dout[12] & (R1_Dout[12] # !S1L33) # !Q1_Dout[12] & R1_Dout[12] & !S1L33);


--U3_Dout[11] is dff15:inst43|Dout[11] at LC_X6_Y9_N9
--operation mode is normal

U3_Dout[11]_lut_out = U1_Dout[11];
U3_Dout[11] = DFFEAS(U3_Dout[11]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , , , , );


--S1_Dout[11] is add141616:inst39|Dout[11] at LC_X15_Y6_N3
--operation mode is arithmetic

S1_Dout[11]_carry_eqn = (!S1L5 & S1L92) # (S1L5 & S1L03);
S1_Dout[11]_lut_out = Q1_Dout[11] $ R1_Dout[11] $ S1_Dout[11]_carry_eqn;
S1_Dout[11] = DFFEAS(S1_Dout[11]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L23 is add141616:inst39|Dout[11]~121 at LC_X15_Y6_N3
--operation mode is arithmetic

S1L23_cout_0 = Q1_Dout[11] & !R1_Dout[11] & !S1L92 # !Q1_Dout[11] & (!S1L92 # !R1_Dout[11]);
S1L23 = CARRY(S1L23_cout_0);

--S1L33 is add141616:inst39|Dout[11]~121COUT1_226 at LC_X15_Y6_N3
--operation mode is arithmetic

S1L33_cout_1 = Q1_Dout[11] & !R1_Dout[11] & !S1L03 # !Q1_Dout[11] & (!S1L03 # !R1_Dout[11]);
S1L33 = CARRY(S1L33_cout_1);


--U3_Dout[10] is dff15:inst43|Dout[10] at LC_X8_Y5_N4
--operation mode is normal

U3_Dout[10]_lut_out = U1_Dout[10];
U3_Dout[10] = DFFEAS(U3_Dout[10]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , , , , );


--S1_Dout[10] is add141616:inst39|Dout[10] at LC_X15_Y6_N2
--operation mode is arithmetic

S1_Dout[10]_carry_eqn = (!S1L5 & S1L62) # (S1L5 & S1L72);
S1_Dout[10]_lut_out = Q1_Dout[10] $ R1_Dout[10] $ !S1_Dout[10]_carry_eqn;
S1_Dout[10] = DFFEAS(S1_Dout[10]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L92 is add141616:inst39|Dout[10]~125 at LC_X15_Y6_N2
--operation mode is arithmetic

S1L92_cout_0 = Q1_Dout[10] & (R1_Dout[10] # !S1L62) # !Q1_Dout[10] & R1_Dout[10] & !S1L62;
S1L92 = CARRY(S1L92_cout_0);

--S1L03 is add141616:inst39|Dout[10]~125COUT1_224 at LC_X15_Y6_N2
--operation mode is arithmetic

S1L03_cout_1 = Q1_Dout[10] & (R1_Dout[10] # !S1L72) # !Q1_Dout[10] & R1_Dout[10] & !S1L72;
S1L03 = CARRY(S1L03_cout_1);


--U3_Dout[9] is dff15:inst43|Dout[9] at LC_X11_Y5_N5
--operation mode is normal

U3_Dout[9]_lut_out = GND;
U3_Dout[9] = DFFEAS(U3_Dout[9]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , U1_Dout[9], , , VCC);


--S1_Dout[9] is add141616:inst39|Dout[9] at LC_X15_Y6_N1
--operation mode is arithmetic

S1_Dout[9]_carry_eqn = (!S1L5 & S1L3) # (S1L5 & S1L4);
S1_Dout[9]_lut_out = Q1_Dout[9] $ R1_Dout[9] $ S1_Dout[9]_carry_eqn;
S1_Dout[9] = DFFEAS(S1_Dout[9]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L62 is add141616:inst39|Dout[9]~129 at LC_X15_Y6_N1
--operation mode is arithmetic

S1L62_cout_0 = Q1_Dout[9] & !R1_Dout[9] & !S1L3 # !Q1_Dout[9] & (!S1L3 # !R1_Dout[9]);
S1L62 = CARRY(S1L62_cout_0);

--S1L72 is add141616:inst39|Dout[9]~129COUT1_222 at LC_X15_Y6_N1
--operation mode is arithmetic

S1L72_cout_1 = Q1_Dout[9] & !R1_Dout[9] & !S1L4 # !Q1_Dout[9] & (!S1L4 # !R1_Dout[9]);
S1L72 = CARRY(S1L72_cout_1);


--U3_Dout[8] is dff15:inst43|Dout[8] at LC_X15_Y5_N8
--operation mode is normal

U3_Dout[8]_lut_out = GND;
U3_Dout[8] = DFFEAS(U3_Dout[8]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , U1_Dout[8], , , VCC);


--S1_Dout[8] is add141616:inst39|Dout[8] at LC_X15_Y6_N0
--operation mode is arithmetic

S1_Dout[8]_carry_eqn = S1L5;
S1_Dout[8]_lut_out = Q1_Dout[8] $ R1_Dout[8] $ !S1_Dout[8]_carry_eqn;
S1_Dout[8] = DFFEAS(S1_Dout[8]_lut_out, GLOBAL(clk), VCC, , , , , , );

--S1L3 is add141616:inst39|Dout[8]~133 at LC_X15_Y6_N0
--operation mode is arithmetic

S1L3_cout_0 = Q1_Dout[8] & (R1_Dout[8] # !S1L5) # !Q1_Dout[8] & R1_Dout[8] & !S1L5;
S1L3 = CARRY(S1L3_cout_0);

--S1L4 is add141616:inst39|Dout[8]~133COUT1_220 at LC_X15_Y6_N0
--operation mode is arithmetic

S1L4_cout_1 = Q1_Dout[8] & (R1_Dout[8] # !S1L5) # !Q1_Dout[8] & R1_Dout[8] & !S1L5;
S1L4 = CARRY(S1L4_cout_1);


--U1_Dout[15] is dff15:inst41|Dout[15] at LC_X12_Y5_N5
--operation mode is normal

U1_Dout[15]_lut_out = GND;
U1_Dout[15] = DFFEAS(U1_Dout[15]_lut_out, GLOBAL(clk), !GLOBAL(clear), , , U2_Dout[15], , , VCC);


--R1_Dout[15] is sub141616:inst38|Dout[15] at LC_X17_Y6_N7
--operation mode is normal

R1_Dout[15]_carry_eqn = (!R1L73 & R1L24) # (R1L73 & R1L34);
R1_Dout[15]_lut_out = N1_Dout[13] $ P1_Dout[15] $ !R1_Dout[15]_carry_eqn;
R1_Dout[15] = DFFEAS(R1_Dout[15]_lut_out, GLOBAL(clk), VCC, , , , , , );


--Q1_Dout[13] is sub131314:inst37|Dout[13] at LC_X12_Y6_N6
--operation mode is normal

Q1_Dout[13]_carry_eqn = (!Q1L43 & Q1L63) # (Q1L43 & Q1L73);
Q1_Dout[13]_lut_out = B2_Dout[12] $ (Q1_Dout[13]_carry_eqn $ !B1_Dout[12]);
Q1_Dout[13] = DFFEAS(Q1_Dout[13]_lut_out, GLOBAL(clk), VCC, , , , , , );


--U1_Dout[14] is dff15:inst41|Dout[14] at LC_X8_Y5_N2
--operation mode is normal