dingceng.fit.rpt

这是一个用Verilog HDL语言编写的交通灯程序。可以用Quartus II运行。

Fitter report for dingceng
Wed May 07 14:28:11 2008
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Interconnect Usage Summary
 19. LAB External Interconnect
 20. LAB Macrocells
 21. Parallel Expander
 22. Logic Cell Interconnection
 23. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------+
; Fitter Summary                                                   ;
+-----------------------+------------------------------------------+
; Fitter Status         ; Successful - Wed May 07 14:28:11 2008    ;
; Quartus II Version    ; 5.1 Build 176 10/26/2005 SJ Full Version ;
; Revision Name         ; dingceng                                 ;
; Top-level Entity Name ; jiaotongdeng                             ;
; Family                ; MAX7000S                                 ;
; Device                ; EPM7128SLC84-15                          ;
; Timing Models         ; Final                                    ;
; Total macrocells      ; 52 / 128 ( 41 % )                        ;
; Total pins            ; 22 / 68 ( 32 % )                         ;
+-----------------------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Settings                                                                      ;
+--------------------------------------------+--------------------+--------------------+
; Option                                     ; Setting            ; Default Value      ;
+--------------------------------------------+--------------------+--------------------+
; Device                                     ; EPM7128SLC84-15    ;                    ;
; Use smart compilation                      ; Off                ; Off                ;
; Optimize Timing                            ; Normal compilation ; Normal compilation ;
; Optimize IOC Register Placement for Timing ; On                 ; On                 ;
; Limit to One Fitting Attempt               ; Off                ; Off                ;
; Fitter Initial Placement Seed              ; 1                  ; 1                  ;
; Slow Slew Rate                             ; Off                ; Off                ;
; Fitter Effort                              ; Auto Fit           ; Auto Fit           ;
+--------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+----------------------------------------------+-----------------------------------------+
; Option                                       ; Setting                                 ;
+----------------------------------------------+-----------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                     ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                     ;
; Enable device-wide output enable (DEV_OE)    ; Off                                     ;
; Enable INIT_DONE output                      ; Off                                     ;
; Configuration scheme                         ; Passive Serial                          ;
; Reserve all unused pins                      ; As output driving an unspecified signal ;
; Security bit                                 ; Off                                     ;
; Base pin-out file on sameframe device        ; Off                                     ;
+----------------------------------------------+-----------------------------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in F:/My_design/jiaotongdeng/dingceng.fit.eqn.