mt46v32m8.ftm

来自「VHDL的ram和fifo model code 包含众多的厂家」· FTM 代码 · 共 430 行 · 第 1/2 页

FTM
430
字号
<!DOCTYPE FTML SYSTEM "ftml.dtd"><FTML><HEAD><TITLE>FMF Timing for MT46V32M8 Parts</TITLE><REVISION.HISTORY>version: |  author:  | mod date: | changes made:  V1.0     B.Bizic     02 OCT 05  Initial release  V2.0    R. Munden    02 DEC 15  Modified for version 1.1 model  V2.1    R. Munden    03 JUN 14  Modified for version 1.3 model</REVISION.HISTORY></HEAD><BODY><TIMESCALE>1ns</TIMESCALE><MODEL>MT46V32M8<FMFTIME>MT46V32M8TG-6T<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR333_B.p65-Rev.B;Pub.10/01</SOURCE>MT46V32M8FJ-6<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR333_B.p65-Rev.B;Pub.10/01</SOURCE><COMMENT> The values listed are for VDD=2.3V to 2.7V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT> Typical values are derived</COMMENT><TIMING>(DELAY (ABSOLUTE     (IOPATH CLK DQ0 (0) (0) (0) (0) (0) (0))     (IOPATH CLK DQ1 (.70))  ))  (TIMINGCHECK    (SETUP DQ0 CLK (0.8))    (SETUP A0 CLK  (0.8))    (SETUP DQS CLK (2.6))    (SETUP DQ0 DQS (0.45))    (SETUP DM  DQS (0.45))    (HOLD  DQ0 CLK (0.8))    (HOLD  A0 CLK (0.8))    (HOLD  DQS CLK (2.6))    (HOLD  DQ0 DQS (0.5))    (HOLD  DM DQS (0.5))    (SKEW  CLK CLKNeg (0.1))    (WIDTH  (posedge DQS) (2.1))    (WIDTH  (posedge CLK) (2.7))    (WIDTH  (negedge CLK) (2.7))    (PERIOD (posedge CLK) (6)) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRAS) (DELAY  (ABSOLUTE ( DEVICE  (42) (70000) ) ) ) ) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRC) (DELAY  (ABSOLUTE ( DEVICE  (60) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRFC) (DELAY  (ABSOLUTE ( DEVICE  (72) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRCD) (DELAY  (ABSOLUTE ( DEVICE  (18) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/REF) (DELAY  (ABSOLUTE ( DEVICE  (15625) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRP) (DELAY  (ABSOLUTE ( DEVICE  (18) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TWR) (DELAY  (ABSOLUTE ( DEVICE  (15) ) ) )</TIMING></FMFTIME><FMFTIME>MT46V32M8FJ-75L<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE>MT46V32M8TG-75<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE>MT46V32M8TG-75L<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE>MT46V32M8FJ-75Z<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR333_B.p65-Rev.B;Pub.10/01</SOURCE>MT46V32M8TG-75Z<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR333_B.p65-Rev.B;Pub.10/01</SOURCE><COMMENT> The values listed are for VDD=2.3V to 2.7V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT> Typical values are derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK DQ0 (0) (0) (0) (0) (0) (0))     (IOPATH CLK DQ1 (.75))  ))  (TIMINGCHECK    (SETUP DQ0 CLK (1.0))    (SETUP A0 CLK  (1.0))    (SETUP DQS CLK (2.6))    (SETUP DQ0 DQS (0.5))    (SETUP DM  DQS (0.5))    (HOLD  DQ0 CLK (1.0))    (HOLD  A0 CLK (1.0))    (HOLD  DQS CLK (2.6))    (HOLD  DQ0 DQS (0.5))    (HOLD  DM DQS (0.5))    (SKEW  CLK CLKNeg (0.1))    (WIDTH  (posedge DQS) (2.6))    (WIDTH  (posedge CLK) (3.7))    (WIDTH  (negedge CLK) (3.7))    (PERIOD (posedge CLK) (7.5)) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRAS) (DELAY  (ABSOLUTE ( DEVICE  (40) (120000) ) ) ) ) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRC) (DELAY  (ABSOLUTE ( DEVICE  (65) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRFC) (DELAY  (ABSOLUTE ( DEVICE  (75) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRCD) (DELAY  (ABSOLUTE ( DEVICE  (20) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/REF) (DELAY  (ABSOLUTE ( DEVICE  (15625) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRP) (DELAY  (ABSOLUTE ( DEVICE  (20) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TWR) (DELAY  (ABSOLUTE ( DEVICE  (15) ) ) )</TIMING></FMFTIME><FMFTIME>MT46V32M8TG-8<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE>MT46V32M8TG-8L<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE>MT46V32M8FJ-8L<SOURCE>Micron Technology Inc. 256Mx4x8x16DDR_B.p65-Rev.D;Pub.10/02</SOURCE><COMMENT> The values listed are for VDD=2.3V to 2.7V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT> Typical values are derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK DQ0 (0) (0) (0) (0) (0) (0))     (IOPATH CLK DQ1 (.80))  ))  (TIMINGCHECK    (SETUP DQ0 CLK (1.1))    (SETUP A0 CLK  (1.1))    (SETUP DQS CLK (2.8))    (SETUP DQ0 DQS (0.6))    (SETUP DM  DQS (0.6))    (HOLD  DQ0 CLK (1.1))    (HOLD  A0 CLK (1.1))    (HOLD  DQS CLK (2.8))    (HOLD  DQ0 DQS (0.6))    (HOLD  DM DQS (0.6))    (SKEW  CLK CLKNeg (0.1))    (WIDTH  (posedge DQS) (2.8))    (WIDTH  (posedge CLK) (3.6))    (WIDTH  (negedge CLK) (3.6))    (PERIOD (posedge CLK) (8)) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRAS) (DELAY  (ABSOLUTE ( DEVICE  (40) (70000) ) ) ) ) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRC) (DELAY  (ABSOLUTE ( DEVICE  (70) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRFC) (DELAY  (ABSOLUTE ( DEVICE  (80) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRCD) (DELAY  (ABSOLUTE ( DEVICE  (20) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/REF) (DELAY  (ABSOLUTE ( DEVICE  (15625) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRP) (DELAY  (ABSOLUTE ( DEVICE  (20) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TWR) (DELAY  (ABSOLUTE ( DEVICE  (15) ) ) )</TIMING></FMFTIME><FMFTIME>K4H560838C-TCB3<SOURCE>Samsung Electronics Data Sheet Rev. 0.7 Jan. 31. 2002</SOURCE><COMMENT> The values listed are for VDD=2.3V to 2.7V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT> Typical values are derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK DQ0 (0) (0) (0) (0) (0) (0))     (IOPATH CLK DQ1 (.60))  ))  (TIMINGCHECK    (SETUP DQ0 CLK (0.8))    (SETUP A0 CLK  (0.8))    (SETUP DQS CLK (2.4))    (SETUP DQ0 DQS (0.45))    (SETUP DM  DQS (0.45))    (HOLD  DQ0 CLK (0.8))    (HOLD  A0 CLK (0.8))    (HOLD  DQS CLK (2.4))    (HOLD  DQ0 DQS (0.45))    (HOLD  DM DQS (0.45))    (SKEW  CLK CLKNeg (0.1))    (WIDTH  (posedge DQS) (2.6))    (WIDTH  (posedge CLK) (3.4))    (WIDTH  (negedge CLK) (3.4))    (PERIOD (posedge CLK) (7.5)) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRAS) (DELAY  (ABSOLUTE ( DEVICE  (42) (70000) ) ) ) ) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRC) (DELAY  (ABSOLUTE ( DEVICE  (60) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRFC) (DELAY  (ABSOLUTE ( DEVICE  (72) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRCD) (DELAY  (ABSOLUTE ( DEVICE  (18) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/REF) (DELAY  (ABSOLUTE ( DEVICE  (15625) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRP) (DELAY  (ABSOLUTE ( DEVICE  (18) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TWR) (DELAY  (ABSOLUTE ( DEVICE  (15) ) ) )</TIMING></FMFTIME><FMFTIME>K4H560838C-TCA2<SOURCE>Samsung Electronics Data Sheet Rev. 0.7 Jan. 31. 2002</SOURCE><COMMENT> The values listed are for VDD=2.3V to 2.7V, CL=50pF, Ta=0 to +70 Celsius</COMMENT><COMMENT> Typical values are derived</COMMENT><TIMING>  (DELAY (ABSOLUTE     (IOPATH CLK DQ0 (0) (0) (0) (0) (0) (0))     (IOPATH CLK DQ1 (.75))  ))  (TIMINGCHECK    (SETUP DQ0 CLK (1.0))    (SETUP A0 CLK  (1.0))    (SETUP DQS CLK (2.4))    (SETUP DQ0 DQS (0.5))    (SETUP DM  DQS (0.5))    (HOLD  DQ0 CLK (1.0))    (HOLD  A0 CLK (1.0))    (HOLD  DQS CLK (2.4))    (HOLD  DQ0 DQS (0.5))    (HOLD  DM DQS (0.5))    (SKEW  CLK CLKNeg (0.1))    (WIDTH  (posedge DQS) (2.6))    (WIDTH  (posedge CLK) (3.4))    (WIDTH  (negedge CLK) (3.4))    (PERIOD (posedge CLK) (7.5)) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRAS) (DELAY  (ABSOLUTE ( DEVICE  (45) (120000) ) ) ) ) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRC) (DELAY  (ABSOLUTE ( DEVICE  (65) ) ) )) (CELL (CELLTYPE "VITALbuf" )     (INSTANCE %LABEL%/TRFC) (DELAY  (ABSOLUTE ( DEVICE  (75) ) ) ))

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?