⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 idt723616.vhd

📁 VHDL的ram和fifo model code 包含众多的厂家
💻 VHD
📖 第 1 页 / 共 5 页
字号:
          PeriodData      => PD_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Pviol_CLKC);      -- A/CLKA setup/hold time checks      VitalSetupHoldCheck (          TestSignal      => A_ipd,          TestSignalName  => "A",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupHigh       => tDS,          SetupLow        => tDS,          HoldHigh        => tDH,          HoldLow         => tDH,          CheckEnabled    => (CSANeg = '0') AND (WRA = '1')                               AND (ENA = '1'),          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_A0_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_A0_CLKA);   -- C/CLKC setup/hold time checks      VitalSetupHoldCheck (          TestSignal      => C,          TestSignalName  => "C",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tDS,          SetupLow        => tDS,          HoldHigh        => tDH,          HoldLow         => tDH,          CheckEnabled    => WENC = '1',          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_C0_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => TViol_C0_CLKC);      -- CSANeg/CLKA setup/hold time check      VitalSetupHoldCheck (          TestSignal      => CSANeg,          TestSignalName  => "CSANeg",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupLow        => tENS,          SetupHigh       => tENS,          HoldLow         => tENH,          HoldHigh        => tENH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_CSANeg_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_CSANeg_CLKA);      -- WRA/CLKA setup/hold time check      VitalSetupHoldCheck (          TestSignal      => WRA,          TestSignalName  => "WRA",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupHigh       => tENS,          SetupLow        => tENS,          HoldHigh        => tENH,          HoldLow         => tENH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_WRA_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_WRA_CLKA);      -- ENA/CLKA setup/hold time check      VitalSetupHoldCheck (          TestSignal      => ENA,          TestSignalName  => "ENA",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupHigh       => tENS,          SetupLow        => tENS,          HoldHigh        => tENH,          HoldLow         => tENH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_ENA_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_ENA_CLKA);      -- RENB/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => RENB,          TestSignalName  => "RENB",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tENS,          SetupLow        => tENS,          HoldHigh        => tENH,          HoldLow         => tENH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_RENB_CLKB,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_RENB_CLKB);      -- WENC/CLKC setup/hold time check      VitalSetupHoldCheck (          TestSignal      => WENC,          TestSignalName  => "WENC",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tENS,          SetupLow        => tENS,          HoldHigh        => tENH,          HoldLow         => tENH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_WENC_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_WENC_CLKC);      -- SIZ0/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SIZ0,          TestSignalName  => "SIZ0",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tSZS,          SetupLow        => tSZS,          HoldHigh        => tSZH,          HoldLow         => tSZH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SIZ0_CLKB,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SIZ0_CLKB);      -- SIZ1/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SIZ1,          TestSignalName  => "SIZ1",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tSZS,          SetupLow        => tSZS,          HoldHigh        => tSZH,          HoldLow         => tSZH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SIZ1_CLKB,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SIZ1_CLKB);                -- SIZ0/CLKC setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SIZ0,          TestSignalName  => "SIZ0",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tSZS,          SetupLow        => tSZS,          HoldHigh        => tSZH,          HoldLow         => tSZH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SIZ0_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SIZ0_CLKC);      -- SIZ1/CLKC setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SIZ1,          TestSignalName  => "SIZ1",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tSZS,          SetupLow        => tSZS,          HoldHigh        => tSZH,          HoldLow         => tSZH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SIZ1_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SIZ1_CLKC);      -- SWB0/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SWB0,          TestSignalName  => "SWB0",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tSWS,          SetupLow        => tSWS,          HoldHigh        => tSWH,          HoldLow         => tSWH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SWB0_CLKB,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SWB0_CLKB);      -- SWB1/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SWB1,          TestSignalName  => "SWB1",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tSWS,          SetupLow        => tSWS,          HoldHigh        => tSWH,          HoldLow         => tSWH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SWB1_CLKB,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SWB1_CLKB);      -- SWC0/CLKC setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SWC0,          TestSignalName  => "SWC0",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tSWS,          SetupLow        => tSWS,          HoldHigh        => tSWH,          HoldLow         => tSWH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SWC0_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SWC0_CLKC);      -- SWC1/CLKC setup/hold time check      VitalSetupHoldCheck (          TestSignal      => SWC1,          TestSignalName  => "SWC1",          RefSignal       => CLKC,          RefSignalName   => "CLKC",          SetupHigh       => tSWS,          SetupLow        => tSWS,          HoldHigh        => tSWH,          HoldLow         => tSWH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_SWC1_CLKC,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_SWC1_CLKC);      -- ODDEVEN/CLKA setup/hold time check      VitalSetupHoldCheck (          TestSignal      => ODDEVEN,          TestSignalName  => "ODDEVEN",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupHigh       => tPGS,          SetupLow        => tPGS,          HoldHigh        => tPGH,          HoldLow         => tPGH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_ODDEVEN_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_ODDEVEN_CLKA);      -- PGA/CLKA setup/hold time check      VitalSetupHoldCheck (          TestSignal      => PGA,          TestSignalName  => "PGA",          RefSignal       => CLKA,          RefSignalName   => "CLKA",          SetupHigh       => tPGS,          SetupLow        => tPGS,          HoldHigh        => tPGH,          HoldLow         => tPGH,          CheckEnabled    => True,          RefTransition   => '/',          HeaderMsg       => InstancePath & partID,          TimingData      => TD_PGA_CLKA,          XOn             => XOn,          MsgOn           => MsgOn,          Violation       => Tviol_PGA_CLKA);      -- ODDEVEN/CLKB setup/hold time check      VitalSetupHoldCheck (          TestSignal      => ODDEVEN,          TestSignalName  => "ODDEVEN",          RefSignal       => CLKB,          RefSignalName   => "CLKB",          SetupHigh       => tPGS,          SetupLow        => tPGS,          HoldHigh        => tPGH,          HoldLow         => tPGH,          CheckEnabled    => True,

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -