fir.tan.summary

VHDL设计FIR滤波器 基于QUARTUS和MATLAB

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.025 ns
From           : Din[4]
To             : add889:inst18|Dout[7]~reg0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 5.403 ns
From           : add888:inst44|Dout[6]~reg0
To             : Dout[6]

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.044 ns
From           : Din[7]
To             : dff8:inst2|Dout[7]~reg0

Type           : Worst-case minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 4.908 ns
From           : add888:inst44|Dout[1]~reg0
To             : Dout[1]

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 121.51 MHz ( period = 8.230 ns )
From           : dff89:inst34|Dout[3]~reg0
To             : mult242:inst40|Dout[15]~reg0

--------------------------------------------------------------------------------------