altpll0_waveforms.html
来自「FPGA和VHDL的全过程和源码」· HTML 代码 · 共 8 行
HTML
8 行
<html>
<head>
<title>Sample Waveforms for altpll0.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file altpll0.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design altpll0.vhd. The design altpll0.vhd has Cyclone AUTO pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps. </P>
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?