nco_ip.map.rpt

大量VHDL写的数字系统设计有用实例达到

Analysis & Synthesis report for NCO_ip
Wed May 09 16:11:19 2007
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for NCO:inst
 13. Source assignments for NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_jl81:auto_generated
 14. Source assignments for NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_el81:auto_generated
 15. Source assignments for NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
 16. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst
 17. Source assignments for pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\stratixii_WCRO7487_gen_0:stratixii_WCRO7487_gen_1
 18. Source assignments for sld_hub:sld_hub_inst
 19. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 20. Parameter Settings for User Entity Instance: lpm_ff2:inst5|lpm_ff:lpm_ff_component
 21. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst
 22. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_xnqg:u011
 23. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|segment_arr_tdl:tdl
 24. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000
 25. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
 26. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_dxx_g:ux001
 27. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002
 28. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014
 29. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219
 30. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_gar:ux007
 31. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|sid_2c_1p:sid2c
 32. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0120
 33. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0
 34. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0121
 35. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0
 36. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|segment_sel:rot
 37. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_mob_rw:ux122
 38. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_mob_rw:ux123
 39. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr
 40. Parameter Settings for User Entity Instance: NCO:inst|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
 41. Parameter Settings for User Entity Instance: lpm_ff1:inst2|lpm_ff:lpm_ff_component
 42. Parameter Settings for User Entity Instance: lpm_ff0:inst1|lpm_ff:lpm_ff_component
 43. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
 44. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed May 09 16:11:19 2007    ;
; Quartus II Version            ; 7.1 Build 156 04/30/2007 SJ Full Version ;
; Revision Name                 ; NCO_ip                                   ;
; Top-level Entity Name         ; nco_ip                                   ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 334                                      ;
;     Dedicated logic registers ; 386                                      ;
; Total registers               ; 386                                      ;
; Total pins                    ; 61                                       ;
; Total virtual pins            ; 17                                       ;
; Total block memory bits       ; 2,304                                    ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                         ;
+-----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                      ; Setting            ; Default Value      ;
+-----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                      ; EP2S15F484C3       ;                    ;
; Top-level entity name                                                       ; NCO_ip             ; NCO_ip             ;
; Family name                                                                 ; Stratix II         ; Stratix            ;
; Restructure Multiplexers                                                    ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                         ; Off                ; Off                ;