led_vhd.sdo

来自「大量VHDL写的数字系统设计有用实例达到」· SDO 代码 · 共 1,032 行 · 第 1/3 页

SDO
1,032 行
字号
123
// Copyright (C) 1991-2007 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C8T144C8 Package TQFP144
// 

// 
// This SDF file should be used for ModelSim (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "led")
  (DATE "04/06/2007 16:25:37")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 7.0 Build 33 02/05/2007 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\Selector7\~315_I\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (630:630:630))
        (PORT datab (1125:1125:1125) (802:802:802))
        (PORT datac (475:475:475) (373:373:373))
        (PORT datad (1219:1219:1219) (938:938:938))
        (IOPATH dataa combout (650:650:650) (650:650:650))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\Selector2\~147_I\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (543:543:543))
        (PORT datad (1111:1111:1111) (788:788:788))
        (IOPATH datac combout (319:319:319) (319:319:319))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\clk\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1090:1090:1090) (1090:1090:1090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\clk\~clkctrl_I\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (136:136:136) (133:133:133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\clk\~clkctrl_I\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (304:304:304) (304:304:304))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (260:260:260) (260:260:260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (120:120:120))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\count\[0\]\~207_I\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (393:393:393) (393:393:393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE \\rst\~I\\.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1090:1090:1090) (1090:1090:1090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\count\[0\]\~204_I\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (794:794:794))
        (PORT datac (1074:1074:1074) (1525:1525:1525))
        (PORT datad (390:390:390) (289:289:289))
        (IOPATH dataa combout (647:647:647) (647:647:647))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\count\[0\]\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1553:1553:1553))
        (PORT datain (108:108:108) (108:108:108))
        (PORT ena (1398:1398:1398) (1304:1304:1304))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\count\[1\]\~206_I\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1124:1124:1124) (808:808:808))
        (PORT datad (388:388:388) (284:284:284))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\count\[1\]\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1553:1553:1553))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\count\[2\]\~205_I\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (567:567:567))
        (PORT datab (1123:1123:1123) (807:807:807))
        (PORT datad (387:387:387) (283:283:283))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (624:624:624) (624:624:624))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\count\[2\]\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1553:1553:1553))
        (PORT datain (108:108:108) (108:108:108))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\Equal1\~44_I\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (356:356:356))
        (PORT datac (461:461:461) (353:353:353))
        (PORT datad (761:761:761) (550:550:550))
        (IOPATH datab combout (589:589:589) (589:589:589))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\Selector13\~118_I\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (790:790:790))
        (PORT datab (749:749:749) (543:543:543))
        (PORT datad (1075:1075:1075) (760:760:760))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE \\rst\~clkctrl_I\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (139:139:139) (135:135:135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE \\rst\~clkctrl_I\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (304:304:304) (304:304:304))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (260:260:260) (260:260:260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (60:60:60))
      (HOLD d (posedge clk) (120:120:120))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\present\.s1\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1553:1553:1553))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (1574:1574:1574) (1559:1559:1559))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\present\.s2\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1553:1553:1553))
        (PORT sdata (1217:1217:1217) (997:997:997))
        (PORT aclr (1575:1575:1575) (1559:1559:1559))
        (PORT ena (1530:1530:1530) (1363:1363:1363))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\present\.s3\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1568:1568:1568) (1553:1553:1553))
        (PORT sdata (1577:1577:1577) (1246:1246:1246))
        (PORT aclr (1575:1575:1575) (1559:1559:1559))
        (PORT ena (1530:1530:1530) (1363:1363:1363))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (306:306:306))
      (HOLD ena (posedge clk) (306:306:306))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\q1\[3\]\~431_I\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (766:766:766) (544:544:544))
        (PORT datad (750:750:750) (529:529:529))
        (IOPATH datac combout (370:370:370) (370:370:370))
        (IOPATH datad combout (202:202:202) (202:202:202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE \\Selector12\~126_I\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (572:572:572))
        (PORT datab (751:751:751) (542:542:542))
        (PORT datad (1076:1076:1076) (761:761:761))
        (IOPATH dataa combout (651:651:651) (651:651:651))
        (IOPATH datab combout (616:616:616) (616:616:616))
        (IOPATH datac combout (393:393:393) (393:393:393))
        (IOPATH datad combout (206:206:206) (206:206:206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE \\present\.s0\~I\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1553:1553:1553))
        (PORT datain (108:108:108) (108:108:108))
        (PORT aclr (1574:1574:1574) (1559:1559:1559))
        (IOPATH (posedge clk) regout (304:304:304) (304:304:304))
        (IOPATH (posedge aclr) regout (267:267:267) (267:267:267))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (306:306:306))
123

led_vhd.sdo - 源码说明

本页面展示了「大量VHDL写的数字系统设计有用实例达到」中的 led_vhd.sdo 源码文件，采用 SDO 编程语言编写，共 1,032 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与VHDL相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?