cout60.rpt
来自「1．6个数码管动态扫描显示驱动 2．按键模式选择(时分秒)与调整控制 3．用」· RPT 代码 · 共 426 行 · 第 1/2 页
RPT
426 行
Project Information e:\taeyeon\alarm\cout60.rpt
MAX+plus II Compiler Report File
Version 10.0 9/14/2000
Compiled: 06/04/2008 18:24:07
Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
COUT60
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
cout60 EPM7032LC44-6 2 9 0 9 3 28 %
User Pins: 2 9 0
Project Information e:\taeyeon\alarm\cout60.rpt
** AUTO GLOBAL SIGNALS **
INFO: Signal 'clk' chosen for auto global Clock
Project Information e:\taeyeon\alarm\cout60.rpt
** FILE HIERARCHY **
|lpm_add_sub:92|
|lpm_add_sub:92|addcore:adder|
|lpm_add_sub:92|addcore:adder|addcore:adder0|
|lpm_add_sub:92|altshift:result_ext_latency_ffs|
|lpm_add_sub:92|altshift:carry_ext_latency_ffs|
|lpm_add_sub:92|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:137|
|lpm_add_sub:137|addcore:adder|
|lpm_add_sub:137|addcore:adder|addcore:adder0|
|lpm_add_sub:137|altshift:result_ext_latency_ffs|
|lpm_add_sub:137|altshift:carry_ext_latency_ffs|
|lpm_add_sub:137|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:160|
|lpm_add_sub:160|addcore:adder|
|lpm_add_sub:160|addcore:adder|addcore:adder0|
|lpm_add_sub:160|altshift:result_ext_latency_ffs|
|lpm_add_sub:160|altshift:carry_ext_latency_ffs|
|lpm_add_sub:160|altshift:oflow_ext_latency_ffs|
Device-Specific Information: e:\taeyeon\alarm\cout60.rpt
cout60
***** Logic for device 'cout60' compiled without errors.
Device: EPM7032LC44-6
Device Options:
Turbo Bit = ON
Security Bit = OFF
R R
E E
S S
E E
R R
V V V G G G c G q q
E E e C N N N l N l h
D D n C D D D k D 1 3
-----------------------------------_
/ 6 5 4 3 2 1 44 43 42 41 40 |
RESERVED | 7 39 | qh2
RESERVED | 8 38 | ql2
RESERVED | 9 37 | qh1
GND | 10 36 | qh0
RESERVED | 11 35 | VCC
RESERVED | 12 EPM7032LC44-6 34 | ql3
RESERVED | 13 33 | cout
RESERVED | 14 32 | ql0
VCC | 15 31 | RESERVED
RESERVED | 16 30 | GND
RESERVED | 17 29 | RESERVED
|_ 18 19 20 21 22 23 24 25 26 27 28 _|
------------------------------------
R R R R G V R R R R R
E E E E N C E E E E E
S S S S D C S S S S S
E E E E E E E E E
R R R R R R R R R
V V V V V V V V V
E E E E E E E E E
D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
Device-Specific Information: e:\taeyeon\alarm\cout60.rpt
cout60
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 0/16( 0%) 1/16( 6%) 0/16( 0%) 0/36( 0%)
B: LC17 - LC32 9/16( 56%) 9/16( 56%) 4/16( 25%) 10/36( 27%)
Total dedicated input pins used: 1/4 ( 25%)
Total I/O pins used: 10/32 ( 31%)
Total logic cells used: 9/32 ( 28%)
Total shareable expanders used: 3/32 ( 9%)
Total Turbo logic cells used: 9/32 ( 28%)
Total shareable expanders not available (n/a): 1/32 ( 3%)
Average fan-in: 7.77
Total fan-in: 70
Total input pins required: 2
Total output pins required: 9
Total bidirectional pins required: 0
Total logic cells required: 9
Total flipflops required: 9
Total product terms required: 24
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 3
Synthesized logic cells: 0/ 32 ( 0%)
Device-Specific Information: e:\taeyeon\alarm\cout60.rpt
cout60
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
43 - - INPUT G 0 0 0 0 0 0 0 clk
4 (1) (A) INPUT 0 0 0 0 0 8 0 en
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: e:\taeyeon\alarm\cout60.rpt
cout60
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
33 24 B FF + t 0 0 0 1 9 1 0 cout
36 22 B FF + t 0 0 0 1 8 5 0 qh0 (:28)
37 21 B FF + t 0 0 0 1 7 5 0 qh1 (:27)
39 19 B FF + t 0 0 0 1 8 6 0 qh2 (:26)
40 18 B FF + t 0 0 0 0 0 6 0 qh3 (:25)
32 25 B FF + t 0 0 0 1 0 7 0 ql0 (:24)
41 17 B FF + t 1 0 1 1 7 7 0 ql1 (:23)
38 20 B FF + t 0 0 0 1 2 6 0 ql2 (:22)
34 23 B FF + t 3 0 0 1 8 6 0 ql3 (:21)
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?