📄 cnta.tan.rpt
字号:
Timing Analyzer report for cnta
Thu Jan 03 15:57:32 2008
Version 6.0 Build 178 04/27/2006 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Timing Analyzer Summary
3. Timing Analyzer Settings
4. Clock Settings Summary
5. Clock Setup: 'clk'
6. tco
7. Timing Analyzer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tco ; N/A ; None ; 7.471 ns ; tmp[0] ; q[2] ; clk ; -- ; 0 ;
; Clock Setup: 'clk' ; N/A ; None ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[2] ; tmp[2] ; clk ; clk ; 0 ;
; Total number of failed paths ; ; ; ; ; ; ; ; 0 ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option ; Setting ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name ; EP1C6T144C8 ; ; ; ;
; Timing Models ; Final ; ; ; ;
; Number of source nodes to report per destination node ; 10 ; ; ; ;
; Number of destination nodes to report ; 10 ; ; ; ;
; Number of paths to report ; 200 ; ; ; ;
; Report Minimum Timing Checks ; Off ; ; ; ;
; Use Fast Timing Models ; Off ; ; ; ;
; Report IO Paths Separately ; Off ; ; ; ;
; Default hold multicycle ; Same As Multicycle ; ; ; ;
; Cut paths between unrelated clock domains ; On ; ; ; ;
; Cut off read during write signal paths ; On ; ; ; ;
; Cut off feedback from I/O pins ; On ; ; ; ;
; Report Combined Fast/Slow Timing ; Off ; ; ; ;
; Ignore Clock Settings ; Off ; ; ; ;
; Analyze latches as synchronous elements ; On ; ; ; ;
; Enable Recovery/Removal analysis ; Off ; ; ; ;
; Enable Clock Latency ; Off ; ; ; ;
; Use TimeQuest Timing Analyzer ; Off ; ; ; ;
+-------------------------------------------------------+--------------------+------+----+-------------+
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk ; ; User Pin ; None ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk' ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period) ; From ; To ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[2] ; tmp[2] ; clk ; clk ; None ; None ; 1.136 ns ;
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[1] ; tmp[2] ; clk ; clk ; None ; None ; 1.026 ns ;
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[0] ; tmp[2] ; clk ; clk ; None ; None ; 0.894 ns ;
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[0] ; tmp[1] ; clk ; clk ; None ; None ; 0.891 ns ;
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[0] ; tmp[0] ; clk ; clk ; None ; None ; 0.881 ns ;
; N/A ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; tmp[1] ; tmp[1] ; clk ; clk ; None ; None ; 0.613 ns ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
+----------------------------------------------------------------+
; tco ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A ; None ; 7.471 ns ; tmp[0] ; q[2] ; clk ;
; N/A ; None ; 7.316 ns ; tmp[1] ; q[2] ; clk ;
; N/A ; None ; 7.166 ns ; tmp[0] ; q[1] ; clk ;
; N/A ; None ; 7.143 ns ; tmp[2] ; q[2] ; clk ;
; N/A ; None ; 6.848 ns ; tmp[1] ; q[1] ; clk ;
; N/A ; None ; 6.702 ns ; tmp[0] ; q[0] ; clk ;
+-------+--------------+------------+--------+------+------------+
+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
Info: Processing started: Thu Jan 03 15:57:31 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnta -c cnta --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "tmp[2]" and destination register "tmp[2]"
Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
Info: + Longest register to register delay is 1.136 ns
Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; REG Node = 'tmp[2]'
Info: 2: + IC(0.529 ns) + CELL(0.607 ns) = 1.136 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; REG Node = 'tmp[2]'
Info: Total cell delay = 0.607 ns ( 53.43 % )
Info: Total interconnect delay = 0.529 ns ( 46.57 % )
Info: - Smallest clock skew is 0.000 ns
Info: + Shortest clock path from clock "clk" to destination register is 2.902 ns
Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; REG Node = 'tmp[2]'
Info: Total cell delay = 2.180 ns ( 75.12 % )
Info: Total interconnect delay = 0.722 ns ( 24.88 % )
Info: - Longest clock path from clock "clk" to source register is 2.902 ns
Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; REG Node = 'tmp[2]'
Info: Total cell delay = 2.180 ns ( 75.12 % )
Info: Total interconnect delay = 0.722 ns ( 24.88 % )
Info: + Micro clock to output delay of source is 0.224 ns
Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "clk" to destination pin "q[2]" through register "tmp[0]" is 7.471 ns
Info: + Longest clock path from clock "clk" to source register is 2.902 ns
Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X4_Y1_N5; Fanout = 6; REG Node = 'tmp[0]'
Info: Total cell delay = 2.180 ns ( 75.12 % )
Info: Total interconnect delay = 0.722 ns ( 24.88 % )
Info: + Micro clock to output delay of source is 0.224 ns
Info: + Longest register to pin delay is 4.345 ns
Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N5; Fanout = 6; REG Node = 'tmp[0]'
Info: 2: + IC(0.556 ns) + CELL(0.442 ns) = 0.998 ns; Loc. = LC_X4_Y1_N6; Fanout = 1; COMB Node = 'Add1~37'
Info: 3: + IC(1.239 ns) + CELL(2.108 ns) = 4.345 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'q[2]'
Info: Total cell delay = 2.550 ns ( 58.69 % )
Info: Total interconnect delay = 1.795 ns ( 41.31 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
Info: Processing ended: Thu Jan 03 15:57:31 2008
Info: Elapsed time: 00:00:01
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -