⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 vsimsa.cfg

📁 IIc总线的源代码(vhdl语言)
💻 CFG
字号:
[general]
NumberDisplayRadix = 10
VectorDisplayRadix = 16
HierarchySeparator = "/"
CaseSensitiveHierarchy = 1

[waveform]
outputfile = ".\wave.awf"

[simulator]

; levels of reportlevel (simulation runtime messages)
; 0 - fatal error
; 1 - error
; 2 - warning
; 3 - info1
; 4,5,6 - reserved
; >= 7 - info2

reportlevel = 3

MaxDelta = 1000

; Stop the simulator after an assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal

AssertLevel = 3 

VitalGlitch = 1

; levels of simreportlevel (VHDL/Verilog messages)
; 0 - note 
; 1 - warning
; 2 - error
; 3 - failure
; >= 4 fatal error
; level can be changed at run time with setmessagelevel command
SimReportLevel = 0

; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
;0 means resolution is default 

Resolution = 0

VitalAcceleration = 1
IEEEWarnings = 1

; PLI module(s)
; path containing spaces or variables should be enclosed in additional double quotes
UserPLI=""$aldec\bin\systf.dll";"$aldec\bin\fsdbwriter.dll""

CCLibrary=1
CCOutputDir=.\coverage

[startup]
macro=$aldec\Bin\startup.do

[vsimsagui]
VHDLNetlistCompile=1
VHDLAccept87=1
VHDLDebugInfo=1
VerilogDebugInfo=1
[library]
cfgfile=d:\Program Files\Aldec\Active-HDL 5.1\Vlib\Library.cfg
work=work

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -