adc.tan.summary

来自「用verilog编程实现的基于FPGA的AD数据采集程序」· SUMMARY 代码 · 共 67 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 0.900 ns
From           : data_in[3]
To             : adc_3:inst10|data_out[3]
From Clock     : 
To Clock       : ad_sts
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.400 ns
From           : adc_3:inst10|data_out[1]
To             : data_out1[1]
From Clock     : ad_sts
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.100 ns
From           : data_in[1]
To             : adc_3:inst10|data_out[1]
From Clock     : 
To Clock       : ad_sts
Failed Paths   : 0

Type           : Clock Setup: 'ad_sts'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 333.33 MHz ( period = 3.000 ns )
From           : adc_4:inst11|f_r
To             : adc_4:inst11|f_r
From Clock     : ad_sts
To Clock       : ad_sts
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 333.33 MHz ( period = 3.000 ns )
From           : adc_1:inst|flag
To             : adc_1:inst|flag
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------