adc.fit.eqn

来自「用verilog编程实现的基于FPGA的AD数据采集程序」· EQN 代码 · 共 937 行 · 第 1/2 页

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_control is adc_1:inst|control at LC8_H2
--operation mode is normal

B1_control_lut_out = F1_f_r $ !B1_flag;
B1_control = DFFEA(B1_control_lut_out, GLOBAL(E1_CLK_OUT), , , , , );

--B1L4Q is adc_1:inst|control~1 at LC8_H2
--operation mode is normal

B1L4Q = B1_control;


--D7_data_out[11] is adc_3:inst10|data_out[11] at LC6_D12
--operation mode is normal

D7_data_out[11]_lut_out = data_in[11];
D7_data_out[11] = DFFEA(D7_data_out[11]_lut_out, !ad_sts, , , , , );

--D7L52Q is adc_3:inst10|data_out[11]~12 at LC6_D12
--operation mode is normal

D7L52Q = D7_data_out[11];


--D7_data_out[10] is adc_3:inst10|data_out[10] at LC3_D12
--operation mode is normal

D7_data_out[10]_lut_out = data_in[10];
D7_data_out[10] = DFFEA(D7_data_out[10]_lut_out, !ad_sts, , , , , );

--D7L32Q is adc_3:inst10|data_out[10]~13 at LC3_D12
--operation mode is normal

D7L32Q = D7_data_out[10];


--D7_data_out[9] is adc_3:inst10|data_out[9] at LC8_D12
--operation mode is normal

D7_data_out[9]_lut_out = data_in[9];
D7_data_out[9] = DFFEA(D7_data_out[9]_lut_out, !ad_sts, , , , , );

--D7L12Q is adc_3:inst10|data_out[9]~14 at LC8_D12
--operation mode is normal

D7L12Q = D7_data_out[9];


--D7_data_out[8] is adc_3:inst10|data_out[8] at LC7_H2
--operation mode is normal

D7_data_out[8]_lut_out = data_in[8];
D7_data_out[8] = DFFEA(D7_data_out[8]_lut_out, !ad_sts, , , , , );

--D7L91Q is adc_3:inst10|data_out[8]~15 at LC7_H2
--operation mode is normal

D7L91Q = D7_data_out[8];


--D7_data_out[7] is adc_3:inst10|data_out[7] at LC5_D12
--operation mode is normal

D7_data_out[7]_lut_out = data_in[7];
D7_data_out[7] = DFFEA(D7_data_out[7]_lut_out, !ad_sts, , , , , );

--D7L71Q is adc_3:inst10|data_out[7]~16 at LC5_D12
--operation mode is normal

D7L71Q = D7_data_out[7];


--D7_data_out[6] is adc_3:inst10|data_out[6] at LC1_D12
--operation mode is normal

D7_data_out[6]_lut_out = data_in[6];
D7_data_out[6] = DFFEA(D7_data_out[6]_lut_out, !ad_sts, , , , , );

--D7L51Q is adc_3:inst10|data_out[6]~17 at LC1_D12
--operation mode is normal

D7L51Q = D7_data_out[6];


--D7_data_out[5] is adc_3:inst10|data_out[5] at LC1_H2
--operation mode is normal

D7_data_out[5]_lut_out = data_in[5];
D7_data_out[5] = DFFEA(D7_data_out[5]_lut_out, !ad_sts, , , , , );

--D7L31Q is adc_3:inst10|data_out[5]~18 at LC1_H2
--operation mode is normal

D7L31Q = D7_data_out[5];


--D7_data_out[4] is adc_3:inst10|data_out[4] at LC2_D11
--operation mode is normal

D7_data_out[4]_lut_out = data_in[4];
D7_data_out[4] = DFFEA(D7_data_out[4]_lut_out, !ad_sts, , , , , );

--D7L11Q is adc_3:inst10|data_out[4]~19 at LC2_D11
--operation mode is normal

D7L11Q = D7_data_out[4];


--D7_data_out[3] is adc_3:inst10|data_out[3] at LC2_H2
--operation mode is normal

D7_data_out[3]_lut_out = data_in[3];
D7_data_out[3] = DFFEA(D7_data_out[3]_lut_out, !ad_sts, , , , , );

--D7L9Q is adc_3:inst10|data_out[3]~20 at LC2_H2
--operation mode is normal

D7L9Q = D7_data_out[3];


--D7_data_out[2] is adc_3:inst10|data_out[2] at LC5_H2
--operation mode is normal

D7_data_out[2]_lut_out = data_in[2];
D7_data_out[2] = DFFEA(D7_data_out[2]_lut_out, !ad_sts, , , , , );

--D7L7Q is adc_3:inst10|data_out[2]~21 at LC5_H2
--operation mode is normal

D7L7Q = D7_data_out[2];


--D7_data_out[1] is adc_3:inst10|data_out[1] at LC2_D12
--operation mode is normal

D7_data_out[1]_lut_out = data_in[1];
D7_data_out[1] = DFFEA(D7_data_out[1]_lut_out, !ad_sts, , , , , );

--D7L5Q is adc_3:inst10|data_out[1]~22 at LC2_D12
--operation mode is normal

D7L5Q = D7_data_out[1];


--D7_data_out[0] is adc_3:inst10|data_out[0] at LC7_D12
--operation mode is normal

D7_data_out[0]_lut_out = data_in[0];
D7_data_out[0] = DFFEA(D7_data_out[0]_lut_out, !ad_sts, , , , , );

--D7L3Q is adc_3:inst10|data_out[0]~23 at LC7_D12
--operation mode is normal

D7L3Q = D7_data_out[0];


--F1_f_r is adc_4:inst11|f_r at LC3_H2
--operation mode is normal

F1_f_r_lut_out = !F1_f_r;
F1_f_r = DFFEA(F1_f_r_lut_out, !ad_sts, , , , , );

--F1L2Q is adc_4:inst11|f_r~1 at LC3_H2
--operation mode is normal

F1L2Q = F1_f_r;


--B1_flag is adc_1:inst|flag at LC4_H2
--operation mode is normal

B1_flag_lut_out = F1_f_r;
B1_flag = DFFEA(B1_flag_lut_out, GLOBAL(E1_CLK_OUT), , , B1L1, , );

--B1L6Q is adc_1:inst|flag~3 at LC4_H2
--operation mode is normal

B1L6Q = B1_flag;


--B1L1 is adc_1:inst|always0~0 at LC6_H2
--operation mode is normal

B1L1 = F1_f_r $ B1_flag;

--B1L2 is adc_1:inst|always0~2 at LC6_H2
--operation mode is normal

B1L2 = F1_f_r $ B1_flag;


--E1_CLK_OUT is did:inst3|CLK_OUT at LC1_F26
--operation mode is normal

E1_CLK_OUT_lut_out = E1_num[2] # E1_num[1] & E1_num[0];
E1_CLK_OUT = DFFEA(E1_CLK_OUT_lut_out, GLOBAL(clk), , , , , );

--E1L2Q is did:inst3|CLK_OUT~0 at LC1_F26
--operation mode is normal

E1L2Q = E1_CLK_OUT;


--E1_num[1] is did:inst3|num[1] at LC2_F26
--operation mode is normal

E1_num[1]_lut_out = E1_num[0] & !E1_num[2] & !E1_num[1] # !E1_num[0] & (E1_num[1]);
E1_num[1] = DFFEA(E1_num[1]_lut_out, GLOBAL(clk), , , , , );

--E1L7Q is did:inst3|num[1]~113 at LC2_F26
--operation mode is normal

E1L7Q = E1_num[1];


--E1_num[0] is did:inst3|num[0] at LC3_F26
--operation mode is normal

E1_num[0]_lut_out = !E1_num[0];
E1_num[0] = DFFEA(E1_num[0]_lut_out, GLOBAL(clk), , , , , );

--E1L5Q is did:inst3|num[0]~114 at LC3_F26
--operation mode is normal

E1L5Q = E1_num[0];


--E1_num[2] is did:inst3|num[2] at LC4_F26
--operation mode is normal

E1_num[2]_lut_out = E1_num[0] & !E1_num[2] & E1_num[1] # !E1_num[0] & E1_num[2];
E1_num[2] = DFFEA(E1_num[2]_lut_out, GLOBAL(clk), , , , , );

--E1L9Q is did:inst3|num[2]~115 at LC4_F26
--operation mode is normal

E1L9Q = E1_num[2];


--data_in[11] is data_in[11] at PIN_102
--operation mode is input

data_in[11] = INPUT();


--ad_sts is ad_sts at PIN_103
--operation mode is input

ad_sts = INPUT();


--data_in[10] is data_in[10] at PIN_101
--operation mode is input

data_in[10] = INPUT();


--data_in[9] is data_in[9] at PIN_100
--operation mode is input

data_in[9] = INPUT();


--data_in[8] is data_in[8] at PIN_99
--operation mode is input

data_in[8] = INPUT();


--data_in[7] is data_in[7] at PIN_97
--operation mode is input

data_in[7] = INPUT();


--data_in[6] is data_in[6] at PIN_96
--operation mode is input

data_in[6] = INPUT();


--data_in[5] is data_in[5] at PIN_95
--operation mode is input

data_in[5] = INPUT();


--data_in[4] is data_in[4] at PIN_94
--operation mode is input

data_in[4] = INPUT();


--data_in[3] is data_in[3] at PIN_93
--operation mode is input

data_in[3] = INPUT();


--data_in[2] is data_in[2] at PIN_92
--operation mode is input

data_in[2] = INPUT();


--data_in[1] is data_in[1] at PIN_90
--operation mode is input

data_in[1] = INPUT();


--data_in[0] is data_in[0] at PIN_89
--operation mode is input

data_in[0] = INPUT();


--clk is clk at PIN_79
--operation mode is input

clk = INPUT();


--control is control at PIN_104
--operation mode is output

control = OUTPUT(B1_control);


--add_out1[2] is add_out1[2] at PIN_160
--operation mode is output

add_out1[2] = OUTPUT(GND);


--add_out1[1] is add_out1[1] at PIN_159
--operation mode is output

add_out1[1] = OUTPUT(GND);


--add_out1[0] is add_out1[0] at PIN_158
--operation mode is output

add_out1[0] = OUTPUT(GND);


--data_out1[11] is data_out1[11] at PIN_19
--operation mode is output

data_out1[11] = OUTPUT(D7_data_out[11]);


--data_out1[10] is data_out1[10] at PIN_17
--operation mode is output

data_out1[10] = OUTPUT(D7_data_out[10]);


--data_out1[9] is data_out1[9] at PIN_134
--operation mode is output

data_out1[9] = OUTPUT(D7_data_out[9]);


--data_out1[8] is data_out1[8] at PIN_36
--operation mode is output

data_out1[8] = OUTPUT(D7_data_out[8]);


--data_out1[7] is data_out1[7] at PIN_18
--operation mode is output

data_out1[7] = OUTPUT(D7_data_out[7]);


--data_out1[6] is data_out1[6] at PIN_161
--operation mode is output

data_out1[6] = OUTPUT(D7_data_out[6]);


--data_out1[5] is data_out1[5] at PIN_120
--operation mode is output

data_out1[5] = OUTPUT(D7_data_out[5]);


--data_out1[4] is data_out1[4] at PIN_16
--operation mode is output

data_out1[4] = OUTPUT(D7_data_out[4]);


--data_out1[3] is data_out1[3] at PIN_30
--operation mode is output

data_out1[3] = OUTPUT(D7_data_out[3]);


--data_out1[2] is data_out1[2] at PIN_119
--operation mode is output

data_out1[2] = OUTPUT(D7_data_out[2]);


--data_out1[1] is data_out1[1] at PIN_45
--operation mode is output

data_out1[1] = OUTPUT(D7_data_out[1]);


--data_out1[0] is data_out1[0] at PIN_47
--operation mode is output

data_out1[0] = OUTPUT(D7_data_out[0]);


--data_out2[11] is data_out2[11] at PIN_135
--operation mode is output

data_out2[11] = OUTPUT(GND);


--data_out2[10] is data_out2[10] at PIN_149
--operation mode is output

data_out2[10] = OUTPUT(GND);


--data_out2[9] is data_out2[9] at PIN_25
--operation mode is output

data_out2[9] = OUTPUT(GND);


--data_out2[8] is data_out2[8] at PIN_148
--operation mode is output

data_out2[8] = OUTPUT(GND);


--data_out2[7] is data_out2[7] at PIN_147
--operation mode is output

data_out2[7] = OUTPUT(GND);


--data_out2[6] is data_out2[6] at PIN_136
--operation mode is output

data_out2[6] = OUTPUT(GND);


--data_out2[5] is data_out2[5] at PIN_85