spi_master_interface_bt_top.ncf
来自「a verilog prigram for SPI」· NCF 代码 · 共 20 行
NCF
20 行
#
# Constraints generated by Synplify Pro 7.3.5, Build 256R
#
# Period Constraints
#Begin clock constraints
NET "clk" TNM_NET = "clk";
TIMESPEC "TS_clk" = PERIOD "clk" 6.164 ns HIGH 50.00%;
NET "sck_c" TNM_NET = "sck_c";
TIMESPEC "TS_sck_c" = PERIOD "sck_c" 3.731 ns HIGH 50.00%;
#End clock constraints
# Output Constraints
# Input Constraints
# Location Constraints
# End of generated constraints
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?