tx_shift.srd

a verilog prigram for SPI

f "noname"; #file 0
f "d:\xilinx\spi_t\spi_coolrunner_ver3\clk_gen.v"; #file 1
f "d:\xilinx\spi_t\spi_coolrunner_ver3\counter_4bit.v"; #file 2
f "d:\xilinx\spi_t\spi_coolrunner_ver3\counter_5bit.v"; #file 3
f "d:\xilinx\spi_t\spi_coolrunner_ver3\mcu_interface.v"; #file 4
f "d:\xilinx\spi_t\spi_coolrunner_ver3\rec_shift.v"; #file 5
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_controller.v"; #file 6
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_interface.v"; #file 7
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_master.v"; #file 8
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_master_interface.v"; #file 9
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_master_interface_bt.v"; #file 10
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_master_interface_bt_top.v"; #file 11
f "d:\xilinx\spi_t\spi_coolrunner_ver3\spi_master_interface_bt_top_tb.v"; #file 12
f "d:\xilinx\spi_t\spi_coolrunner_ver3\state_controller.v"; #file 13
f "d:\xilinx\spi_t\spi_coolrunner_ver3\state_controller_top.v"; #file 14
f "d:\xilinx\spi_t\spi_coolrunner_ver3\tx_shift.v"; #file 15
@EuyRsFCDN88CRsbN0HRDLssNH
C#uaq)RO"G.jPcOc#4c"-n; 
@
ftell;
@E@MR@:4.4::(4n:dRFRIs#	RblH_NC#0sM_H0VCsN_OCL00_F0b_LCRPsFHDoN;
O8R3Co#HMN_bsG0_HMDHGGR"Oc.Pj4O#cnc-"N;
PHR3#F_#kCsOR
4;N3PRHC#PsFHDo;R4
RNP3HFsolhNC#R"blH_NC#0sM_H0VCsN_OCL00_F0b_L
";N#PR$bM_NHs00MHFRb"VoXN=Bc.ej4B1cnc-"N;
PlR3NFb_bF0HM"#RyamuQ1mh:|\"-OCMs0$b|s-bFb|-N|s0XeB.c1jB4-ccnl|-NNGVMj|4j|jj-|l4-GVHoCN08FODO|	#jN|-kO0FF0M#sMNH0V|-s|CJ4j3jj
\"y)Bz:7\":\\\\FusolsNRDwHC\#\\$\#MHbDO$H0\\\\1b$MD$HV_4(6\\\\L\HM\l\\_DGHH3MGC\GC"j:4U4j.g.gcD;
"
RNP3lOFbCHD_HbFMM0_NRlC#_bHl0N#CHs_Ms0CVCNO__L00_Fb0;LR
RNP3#FLF8b0FRMC4N;
P$R#MF_OlDbHCF_bHRM04N;
POR3bE_OC#O	kjlR;