lifo.map.qmsg

基于Quartus II FPGA/CPLD数字系统设计实例（VHDL源代码文件）

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 05 16:56:46 2007 " "Info: Processing started: Thu Apr 05 16:56:46 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lifo -c lifo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lifo -c lifo" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-one " "Info: Found design unit 1: lifo-one" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Info: Found entity 1: lifo" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lifo " "Info: Elaborating entity \"lifo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[0\] data_in GND " "Warning: Reduced register \"stack\[8\]\[0\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[1\] data_in GND " "Warning: Reduced register \"stack\[8\]\[1\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[2\] data_in GND " "Warning: Reduced register \"stack\[8\]\[2\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[3\] data_in GND " "Warning: Reduced register \"stack\[8\]\[3\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[4\] data_in GND " "Warning: Reduced register \"stack\[8\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[5\] data_in GND " "Warning: Reduced register \"stack\[8\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[6\] data_in GND " "Warning: Reduced register \"stack\[8\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "stack\[8\]\[7\] data_in GND " "Warning: Reduced register \"stack\[8\]\[7\]\" with stuck data_in port to stuck value GND" {  } { { "lifo.vhd" "" { Text "D:/my_eda/LIFO/lifo.vhd" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 05 16:56:51 2007 " "Info: Processing ended: Thu Apr 05 16:56:51 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IQSYN_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 0 "*******************************************************************" 0 0}
{ "Info" "IQSYN_START_BANNER_PRODUCT" "Partition Merge Quartus II " "Info: Running Quartus II Partition Merge" { { "Info" "IQSYN_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQSYN_START_BANNER_TIME" "Thu Apr 05 16:56:52 2007 " "Info: Processing started: Thu Apr 05 16:56:52 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 0 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "154 " "Info: Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "132 " "Info: Implemented 132 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQSYN_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus II " "Info: Quartus II Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQSYN_END_BANNER_TIME" "Thu Apr 05 16:56:53 2007 " "Info: Processing ended: Thu Apr 05 16:56:53 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQSYN_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}