ask.pss

基于Quartus II FPGA/CPLD数字系统设计实例（VHDL源代码文件）

|
1458e73346ea3ac48fcd6fa2eec5db7
sMuxAltr:nto1Multiplexeri
8db9848836c8bf84c562e781491b1a4a
sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0
bbbf24ab19398a862daef288aff7adc
sMuxAltr:nto1Multiplexeri|lpm_mux:\gc:U0|mux_g4e:auto_generated
66e9a22f6db18bbccdfae3347040ce
dds:ddsi
4b3f74b54af8f160973dd8acd9d48c6a
dds:ddsi|SBF:AltBusi
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SBF:AltBusi|sAltrPropagate:u0
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SDelay:Delayi
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SDelay:Delayi|sAltrPropagate:u0
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|AltiMult:Producti
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SAdderSub:ParallelAdderSubtractori
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SAdderSub:ParallelAdderSubtractori|lpm_add_sub:\pip:genaa:U0
b4daf574d78159ba1dbd3e0f8ab3d5e
dds:ddsi|SAdderSub:ParallelAdderSubtractori|lpm_add_sub:\pip:genaa:U0|add_sub_bph:auto_generated
6a6f350e75d7393f2098362eb5f3eb
dds:ddsi|SAdderSub:ParallelAdderSubtractor1i
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SAdderSub:ParallelAdderSubtractor1i|lpm_add_sub:\pip:genaa:U0
b4daf574d78159ba1dbd3e0f8ab3d5e
dds:ddsi|SAdderSub:ParallelAdderSubtractor1i|lpm_add_sub:\pip:genaa:U0|add_sub_8ph:auto_generated
a581d3f251b96b0f93b60628e6f4568
dds:ddsi|SRED:BusConversioni
8db9848836c8bf84c562e781491b1a4a
dds:ddsi|SRED:BusConversion1i
8db9848836c8bf84c562e781491b1a4a