trafficlight.tan.summary

基于verilog的交通灯设计

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : -2.241 ns
From           : Reset
To             : counter55:inst2|lpm_counter:CData0_rtl_0|cntr_0b7:auto_generated|safe_q[2]
From Clock     : 
To Clock       : CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.122 ns
From           : scan:inst|sdata[0]
To             : SEG_Data[7]
From Clock     : CLK
To Clock       : 
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.103 ns
From           : SW
To             : Green2
From Clock     : 
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.717 ns
From           : Reset
To             : counter05:inst1|C_out
From Clock     : 
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 131.37 MHz ( period = 7.612 ns )
From           : scan:inst|sdata[0]
To             : counter55:inst2|lpm_counter:CData0_rtl_0|cntr_0b7:auto_generated|safe_q[0]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------