half_adder_2.v

verilog实例100多个

module half_adder(a,b,out,carry);
input a,b;
output out,carry;
assign out=a^b;
assign carry=a&b;
endmodule