half_adder_3.v

来自「verilog实例100多个」· Verilog 代码 · 共 6 行

module half_adder(a,b,out,carry);
input a,b;
output out,carry;
xor n1(out,a,b);
and n2(carry,a,b);
endmodule