8cfd326148cfc425ae52b5e5529531f0c73759d7.svn-base

FPGA与ARM EPI通信，控制16路步进电机和12路DC马达 VHDL编写的

<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1677" ><arg fmt="%s" index="1">Analyzing Verilog file \&quot;D:/armor-bridge/trunk/project/ipcore_dir/ram_3.v\&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/armor-bridge/trunk/project/ipcore_dir/ram_3.vhd&quot; into library work</arg>
</msg>

</messages>