uart.fit.summary

来自「用ＦＰＧＡ」· SUMMARY 代码 · 共 17 行

Fitter Status : Successful - Thu Feb 28 15:59:45 2008
Quartus II Version : 7.2 Build 151 09/26/2007 SJ Full Version
Revision Name : Uart
Top-level Entity Name : Uart
Family : Cyclone II
Device : EP2C35F672C6
Timing Models : Final
Total logic elements : 234 / 33,216 ( < 1 % )
    Total combinational functions : 226 / 33,216 ( < 1 % )
    Dedicated logic registers : 134 / 33,216 ( < 1 % )
Total registers : 134
Total pins : 23 / 475 ( 5 % )
Total virtual pins : 0
Total memory bits : 0 / 483,840 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 70 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )