part4.map.eqn

基于FPGA的CPU设计 VHDL 编写

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B6L1 is SEG7_LUT:u6|oSEG[0]~70
B6L1 = oDATA[2] & !oDATA[1] & (oDATA[0] $ !oDATA[3]) # !oDATA[2] & oDATA[0] & (oDATA[1] $ !oDATA[3]);


--B6L2 is SEG7_LUT:u6|oSEG[1]~71
B6L2 = oDATA[1] & (oDATA[0] & (oDATA[3]) # !oDATA[0] & oDATA[2]) # !oDATA[1] & oDATA[2] & (oDATA[0] $ oDATA[3]);


--B6L3 is SEG7_LUT:u6|oSEG[2]~72
B6L3 = oDATA[2] & oDATA[3] & (oDATA[1] # !oDATA[0]) # !oDATA[2] & !oDATA[0] & oDATA[1] & !oDATA[3];


--B6L4 is SEG7_LUT:u6|oSEG[3]~73
B6L4 = oDATA[0] & (oDATA[1] $ !oDATA[2]) # !oDATA[0] & (oDATA[1] & !oDATA[2] & oDATA[3] # !oDATA[1] & oDATA[2] & !oDATA[3]);


--B6L5 is SEG7_LUT:u6|oSEG[4]~74
B6L5 = oDATA[1] & oDATA[0] & (!oDATA[3]) # !oDATA[1] & (oDATA[2] & (!oDATA[3]) # !oDATA[2] & oDATA[0]);


--B6L6 is SEG7_LUT:u6|oSEG[5]~75
B6L6 = oDATA[0] & (oDATA[3] $ (oDATA[1] # !oDATA[2])) # !oDATA[0] & oDATA[1] & !oDATA[2] & !oDATA[3];


--B6L7 is SEG7_LUT:u6|oSEG[6]~76
B6L7 = oDATA[0] & (oDATA[3] # oDATA[1] $ oDATA[2]) # !oDATA[0] & (oDATA[1] # oDATA[2] $ oDATA[3]);


--B5L1 is SEG7_LUT:u5|oSEG[0]~70
B5L1 = oDATA[6] & !oDATA[5] & (oDATA[4] $ !oDATA[7]) # !oDATA[6] & oDATA[4] & (oDATA[5] $ !oDATA[7]);


--B5L2 is SEG7_LUT:u5|oSEG[1]~71
B5L2 = oDATA[5] & (oDATA[4] & (oDATA[7]) # !oDATA[4] & oDATA[6]) # !oDATA[5] & oDATA[6] & (oDATA[4] $ oDATA[7]);


--B5L3 is SEG7_LUT:u5|oSEG[2]~72
B5L3 = oDATA[6] & oDATA[7] & (oDATA[5] # !oDATA[4]) # !oDATA[6] & !oDATA[4] & oDATA[5] & !oDATA[7];


--B5L4 is SEG7_LUT:u5|oSEG[3]~73
B5L4 = oDATA[4] & (oDATA[5] $ !oDATA[6]) # !oDATA[4] & (oDATA[5] & !oDATA[6] & oDATA[7] # !oDATA[5] & oDATA[6] & !oDATA[7]);


--B5L5 is SEG7_LUT:u5|oSEG[4]~74
B5L5 = oDATA[5] & oDATA[4] & (!oDATA[7]) # !oDATA[5] & (oDATA[6] & (!oDATA[7]) # !oDATA[6] & oDATA[4]);


--B5L6 is SEG7_LUT:u5|oSEG[5]~75
B5L6 = oDATA[4] & (oDATA[7] $ (oDATA[5] # !oDATA[6])) # !oDATA[4] & oDATA[5] & !oDATA[6] & !oDATA[7];


--B5L7 is SEG7_LUT:u5|oSEG[6]~76
B5L7 = oDATA[4] & (oDATA[7] # oDATA[5] $ oDATA[6]) # !oDATA[4] & (oDATA[5] # oDATA[6] $ oDATA[7]);


--B4L1 is SEG7_LUT:u4|oSEG[0]~70
B4L1 = SW[2] & !SW[1] & (SW[0] $ !SW[3]) # !SW[2] & SW[0] & (SW[1] $ !SW[3]);


--B4L2 is SEG7_LUT:u4|oSEG[1]~71
B4L2 = SW[1] & (SW[0] & (SW[3]) # !SW[0] & SW[2]) # !SW[1] & SW[2] & (SW[0] $ SW[3]);


--B4L3 is SEG7_LUT:u4|oSEG[2]~72
B4L3 = SW[2] & SW[3] & (SW[1] # !SW[0]) # !SW[2] & !SW[0] & SW[1] & !SW[3];


--B4L4 is SEG7_LUT:u4|oSEG[3]~73
B4L4 = SW[0] & (SW[1] $ !SW[2]) # !SW[0] & (SW[1] & !SW[2] & SW[3] # !SW[1] & SW[2] & !SW[3]);


--B4L5 is SEG7_LUT:u4|oSEG[4]~74
B4L5 = SW[1] & SW[0] & (!SW[3]) # !SW[1] & (SW[2] & (!SW[3]) # !SW[2] & SW[0]);


--B4L6 is SEG7_LUT:u4|oSEG[5]~75
B4L6 = SW[0] & (SW[3] $ (SW[1] # !SW[2])) # !SW[0] & SW[1] & !SW[2] & !SW[3];


--B4L7 is SEG7_LUT:u4|oSEG[6]~76
B4L7 = SW[0] & (SW[3] # SW[1] $ SW[2]) # !SW[0] & (SW[1] # SW[2] $ SW[3]);


--B3L1 is SEG7_LUT:u3|oSEG[0]~70
B3L1 = SW[6] & !SW[5] & (SW[4] $ !SW[7]) # !SW[6] & SW[4] & (SW[5] $ !SW[7]);


--B3L2 is SEG7_LUT:u3|oSEG[1]~71
B3L2 = SW[5] & (SW[4] & (SW[7]) # !SW[4] & SW[6]) # !SW[5] & SW[6] & (SW[4] $ SW[7]);


--B3L3 is SEG7_LUT:u3|oSEG[2]~72
B3L3 = SW[6] & SW[7] & (SW[5] # !SW[4]) # !SW[6] & !SW[4] & SW[5] & !SW[7];


--B3L4 is SEG7_LUT:u3|oSEG[3]~73
B3L4 = SW[4] & (SW[5] $ !SW[6]) # !SW[4] & (SW[5] & !SW[6] & SW[7] # !SW[5] & SW[6] & !SW[7]);


--B3L5 is SEG7_LUT:u3|oSEG[4]~74
B3L5 = SW[5] & SW[4] & (!SW[7]) # !SW[5] & (SW[6] & (!SW[7]) # !SW[6] & SW[4]);


--B3L6 is SEG7_LUT:u3|oSEG[5]~75
B3L6 = SW[4] & (SW[7] $ (SW[5] # !SW[6])) # !SW[4] & SW[5] & !SW[6] & !SW[7];


--B3L7 is SEG7_LUT:u3|oSEG[6]~76
B3L7 = SW[4] & (SW[7] # SW[5] $ SW[6]) # !SW[4] & (SW[5] # SW[6] $ SW[7]);


--B1L1 is SEG7_LUT:u1|oSEG[0]~70
B1L1 = SW[13] & !SW[12] & (SW[11] $ !SW[14]) # !SW[13] & SW[11] & (SW[12] $ !SW[14]);


--B1L2 is SEG7_LUT:u1|oSEG[1]~71
B1L2 = SW[12] & (SW[11] & (SW[14]) # !SW[11] & SW[13]) # !SW[12] & SW[13] & (SW[11] $ SW[14]);


--B1L3 is SEG7_LUT:u1|oSEG[2]~72
B1L3 = SW[13] & SW[14] & (SW[12] # !SW[11]) # !SW[13] & !SW[11] & SW[12] & !SW[14];


--B1L4 is SEG7_LUT:u1|oSEG[3]~73
B1L4 = SW[11] & (SW[12] $ !SW[13]) # !SW[11] & (SW[12] & !SW[13] & SW[14] # !SW[12] & SW[13] & !SW[14]);


--B1L5 is SEG7_LUT:u1|oSEG[4]~74
B1L5 = SW[12] & SW[11] & (!SW[14]) # !SW[12] & (SW[13] & (!SW[14]) # !SW[13] & SW[11]);


--B1L6 is SEG7_LUT:u1|oSEG[5]~75
B1L6 = SW[11] & (SW[14] $ (SW[12] # !SW[13])) # !SW[11] & SW[12] & !SW[13] & !SW[14];


--B1L7 is SEG7_LUT:u1|oSEG[6]~76
B1L7 = SW[11] & (SW[14] # SW[12] $ SW[13]) # !SW[11] & (SW[12] # SW[13] $ SW[14]);


--ADDR[0] is ADDR[0]
ADDR[0] = DFFEAS(SW[11], KEY[0],  ,  ,  ,  ,  ,  ,  );


--ADDR[1] is ADDR[1]
ADDR[1] = DFFEAS(SW[12], KEY[0],  ,  ,  ,  ,  ,  ,  );


--ADDR[2] is ADDR[2]
ADDR[2] = DFFEAS(SW[13], KEY[0],  ,  ,  ,  ,  ,  ,  );


--ADDR[3] is ADDR[3]
ADDR[3] = DFFEAS(SW[14], KEY[0],  ,  ,  ,  ,  ,  ,  );


--ADDR[4] is ADDR[4]
ADDR[4] = DFFEAS(SW[15], KEY[0],  ,  ,  ,  ,  ,  ,  );


--OE_N is OE_N
OE_N = DFFEAS(SW[17], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[0] is DATA[0]
DATA[0] = DFFEAS(SW[0], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[1] is DATA[1]
DATA[1] = DFFEAS(SW[1], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[2] is DATA[2]
DATA[2] = DFFEAS(SW[2], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[3] is DATA[3]
DATA[3] = DFFEAS(SW[3], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[4] is DATA[4]
DATA[4] = DFFEAS(SW[4], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[5] is DATA[5]
DATA[5] = DFFEAS(SW[5], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[6] is DATA[6]
DATA[6] = DFFEAS(SW[6], KEY[0],  ,  ,  ,  ,  ,  ,  );


--DATA[7] is DATA[7]
DATA[7] = DFFEAS(SW[7], KEY[0],  ,  ,  ,  ,  ,  ,  );


--SW[8] is SW[8]
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9]
--operation mode is input

SW[9] = INPUT();


--SW[10] is SW[10]
--operation mode is input

SW[10] = INPUT();


--SW[16] is SW[16]
--operation mode is input

SW[16] = INPUT();


--KEY[1] is KEY[1]
--operation mode is input

KEY[1] = INPUT();


--KEY[2] is KEY[2]
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3]
--operation mode is input

KEY[3] = INPUT();


--SW[0] is SW[0]
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1]
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2]
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3]
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4]
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5]
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6]
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7]
--operation mode is input

SW[7] = INPUT();


--SW[11] is SW[11]
--operation mode is input

SW[11] = INPUT();


--SW[12] is SW[12]
--operation mode is input

SW[12] = INPUT();


--SW[13] is SW[13]
--operation mode is input

SW[13] = INPUT();


--SW[14] is SW[14]
--operation mode is input

SW[14] = INPUT();


--SW[15] is SW[15]
--operation mode is input

SW[15] = INPUT();


--KEY[0] is KEY[0]
--operation mode is input

KEY[0] = INPUT();


--SW[17] is SW[17]
--operation mode is input

SW[17] = INPUT();


--LEDG[0] is LEDG[0]
--operation mode is output

LEDG[0] = OUTPUT(GND);


--LEDG[1] is LEDG[1]
--operation mode is output

LEDG[1] = OUTPUT(GND);


--LEDG[2] is LEDG[2]
--operation mode is output

LEDG[2] = OUTPUT(GND);


--LEDG[3] is LEDG[3]
--operation mode is output

LEDG[3] = OUTPUT(GND);


--LEDG[4] is LEDG[4]
--operation mode is output

LEDG[4] = OUTPUT(GND);


--LEDG[5] is LEDG[5]
--operation mode is output

LEDG[5] = OUTPUT(GND);


--LEDG[6] is LEDG[6]
--operation mode is output

LEDG[6] = OUTPUT(GND);


--LEDG[7] is LEDG[7]
--operation mode is output

LEDG[7] = OUTPUT(GND);


--HEX0[0] is HEX0[0]
--operation mode is output

HEX0[0] = OUTPUT(B6L1);


--HEX0[1] is HEX0[1]
--operation mode is output

HEX0[1] = OUTPUT(B6L2);


--HEX0[2] is HEX0[2]
--operation mode is output

HEX0[2] = OUTPUT(B6L3);


--HEX0[3] is HEX0[3]
--operation mode is output

HEX0[3] = OUTPUT(B6L4);


--HEX0[4] is HEX0[4]
--operation mode is output

HEX0[4] = OUTPUT(B6L5);


--HEX0[5] is HEX0[5]
--operation mode is output

HEX0[5] = OUTPUT(B6L6);


--HEX0[6] is HEX0[6]
--operation mode is output

HEX0[6] = OUTPUT(!B6L7);


--HEX1[0] is HEX1[0]
--operation mode is output

HEX1[0] = OUTPUT(B5L1);


--HEX1[1] is HEX1[1]
--operation mode is output

HEX1[1] = OUTPUT(B5L2);


--HEX1[2] is HEX1[2]
--operation mode is output

HEX1[2] = OUTPUT(B5L3);


--HEX1[3] is HEX1[3]
--operation mode is output

HEX1[3] = OUTPUT(B5L4);


--HEX1[4] is HEX1[4]
--operation mode is output

HEX1[4] = OUTPUT(B5L5);


--HEX1[5] is HEX1[5]
--operation mode is output

HEX1[5] = OUTPUT(B5L6);


--HEX1[6] is HEX1[6]
--operation mode is output

HEX1[6] = OUTPUT(!B5L7);


--HEX2[0] is HEX2[0]
--operation mode is output

HEX2[0] = OUTPUT(GND);


--HEX2[1] is HEX2[1]
--operation mode is output

HEX2[1] = OUTPUT(GND);


--HEX2[2] is HEX2[2]
--operation mode is output

HEX2[2] = OUTPUT(GND);


--HEX2[3] is HEX2[3]
--operation mode is output

HEX2[3] = OUTPUT(GND);


--HEX2[4] is HEX2[4]
--operation mode is output

HEX2[4] = OUTPUT(GND);


--HEX2[5] is HEX2[5]