part2.fit.eqn

基于FPGA的CPU设计 VHDL 编写

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_q_a[0] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[0] at M4K_X26_Y14
--RAM Block Operation Mode: Single Port
--Port A Depth: 32, Port A Width: 8
--Port A Logical Depth: 32, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[0] = E1_q_a[0]_PORT_A_data_out[0];

--E1_q_a[7] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[7] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[7] = E1_q_a[0]_PORT_A_data_out[7];

--E1_q_a[6] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[6] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[6] = E1_q_a[0]_PORT_A_data_out[6];

--E1_q_a[5] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[5] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[5] = E1_q_a[0]_PORT_A_data_out[5];

--E1_q_a[4] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[4] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[4] = E1_q_a[0]_PORT_A_data_out[4];

--E1_q_a[3] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[3] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[3] = E1_q_a[0]_PORT_A_data_out[3];

--E1_q_a[2] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[2] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[2] = E1_q_a[0]_PORT_A_data_out[2];

--E1_q_a[1] is ramlpm:u0|altsyncram:altsyncram_component|altsyncram_c6a1:auto_generated|q_a[1] at M4K_X26_Y14
E1_q_a[0]_PORT_A_data_in = BUS(SW[0], SW[1], SW[2], SW[3], SW[4], SW[5], SW[6], SW[7]);
E1_q_a[0]_PORT_A_data_in_reg = DFFE(E1_q_a[0]_PORT_A_data_in, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_address = BUS(SW[11], SW[12], SW[13], SW[14], SW[15]);
E1_q_a[0]_PORT_A_address_reg = DFFE(E1_q_a[0]_PORT_A_address, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_PORT_A_write_enable = SW[17];
E1_q_a[0]_PORT_A_write_enable_reg = DFFE(E1_q_a[0]_PORT_A_write_enable, E1_q_a[0]_clock_0, , , );
E1_q_a[0]_clock_0 = KEY[0];
E1_q_a[0]_PORT_A_data_out = MEMORY(E1_q_a[0]_PORT_A_data_in_reg, , E1_q_a[0]_PORT_A_address_reg, , E1_q_a[0]_PORT_A_write_enable_reg, , , , E1_q_a[0]_clock_0, , , , , );
E1_q_a[1] = E1_q_a[0]_PORT_A_data_out[1];


--C6L1 is SEG7_LUT:u6|oSEG[0]~28 at LCCOMB_X27_Y1_N28
C6L1 = E1_q_a[2] & !E1_q_a[1] & (E1_q_a[0] $ !E1_q_a[3]) # !E1_q_a[2] & E1_q_a[0] & (E1_q_a[1] $ !E1_q_a[3]);


--C6L2 is SEG7_LUT:u6|oSEG[1]~29 at LCCOMB_X27_Y1_N10
C6L2 = E1_q_a[1] & (E1_q_a[0] & (E1_q_a[3]) # !E1_q_a[0] & E1_q_a[2]) # !E1_q_a[1] & E1_q_a[2] & (E1_q_a[0] $ E1_q_a[3]);


--C6L3 is SEG7_LUT:u6|oSEG[2]~30 at LCCOMB_X27_Y1_N4
C6L3 = E1_q_a[2] & E1_q_a[3] & (E1_q_a[1] # !E1_q_a[0]) # !E1_q_a[2] & !E1_q_a[0] & E1_q_a[1] & !E1_q_a[3];


--C6L4 is SEG7_LUT:u6|oSEG[3]~31 at LCCOMB_X27_Y1_N22
C6L4 = E1_q_a[0] & (E1_q_a[2] $ !E1_q_a[1]) # !E1_q_a[0] & (E1_q_a[2] & !E1_q_a[1] & !E1_q_a[3] # !E1_q_a[2] & E1_q_a[1] & E1_q_a[3]);


--C6L5 is SEG7_LUT:u6|oSEG[4]~32 at LCCOMB_X27_Y1_N12
C6L5 = E1_q_a[1] & (E1_q_a[0] & !E1_q_a[3]) # !E1_q_a[1] & (E1_q_a[2] & (!E1_q_a[3]) # !E1_q_a[2] & E1_q_a[0]);


--C6L6 is SEG7_LUT:u6|oSEG[5]~33 at LCCOMB_X27_Y1_N20
C6L6 = E1_q_a[2] & E1_q_a[0] & (E1_q_a[1] $ E1_q_a[3]) # !E1_q_a[2] & !E1_q_a[3] & (E1_q_a[0] # E1_q_a[1]);


--C6L7 is SEG7_LUT:u6|oSEG[6]~34 at LCCOMB_X27_Y1_N16
C6L7 = E1_q_a[0] & (E1_q_a[3] # E1_q_a[2] $ E1_q_a[1]) # !E1_q_a[0] & (E1_q_a[1] # E1_q_a[2] $ E1_q_a[3]);


--C5L1 is SEG7_LUT:u5|oSEG[0]~28 at LCCOMB_X64_Y5_N16
C5L1 = E1_q_a[6] & !E1_q_a[5] & (E1_q_a[4] $ !E1_q_a[7]) # !E1_q_a[6] & E1_q_a[4] & (E1_q_a[5] $ !E1_q_a[7]);


--C5L2 is SEG7_LUT:u5|oSEG[1]~29 at LCCOMB_X64_Y5_N8
C5L2 = E1_q_a[5] & (E1_q_a[4] & (E1_q_a[7]) # !E1_q_a[4] & E1_q_a[6]) # !E1_q_a[5] & E1_q_a[6] & (E1_q_a[4] $ E1_q_a[7]);


--C5L3 is SEG7_LUT:u5|oSEG[2]~30 at LCCOMB_X64_Y5_N4
C5L3 = E1_q_a[6] & E1_q_a[7] & (E1_q_a[5] # !E1_q_a[4]) # !E1_q_a[6] & !E1_q_a[4] & E1_q_a[5] & !E1_q_a[7];


--C5L4 is SEG7_LUT:u5|oSEG[3]~31 at LCCOMB_X64_Y5_N18
C5L4 = E1_q_a[4] & (E1_q_a[5] $ !E1_q_a[6]) # !E1_q_a[4] & (E1_q_a[5] & !E1_q_a[6] & E1_q_a[7] # !E1_q_a[5] & E1_q_a[6] & !E1_q_a[7]);


--C5L5 is SEG7_LUT:u5|oSEG[4]~32 at LCCOMB_X64_Y5_N12
C5L5 = E1_q_a[5] & E1_q_a[4] & (!E1_q_a[7]) # !E1_q_a[5] & (E1_q_a[6] & (!E1_q_a[7]) # !E1_q_a[6] & E1_q_a[4]);


--C5L6 is SEG7_LUT:u5|oSEG[5]~33 at LCCOMB_X64_Y5_N10
C5L6 = E1_q_a[4] & (E1_q_a[7] $ (E1_q_a[5] # !E1_q_a[6])) # !E1_q_a[4] & E1_q_a[5] & !E1_q_a[6] & !E1_q_a[7];


--C5L7 is SEG7_LUT:u5|oSEG[6]~34 at LCCOMB_X64_Y5_N6
C5L7 = E1_q_a[4] & (E1_q_a[7] # E1_q_a[5] $ E1_q_a[6]) # !E1_q_a[4] & (E1_q_a[5] # E1_q_a[6] $ E1_q_a[7]);


--C4L1 is SEG7_LUT:u4|oSEG[0]~28 at LCCOMB_X1_Y14_N16
C4L1 = SW[3] & SW[0] & (SW[1] $ SW[2]) # !SW[3] & !SW[1] & (SW[0] $ SW[2]);


--C4L2 is SEG7_LUT:u4|oSEG[1]~29 at LCCOMB_X1_Y14_N26
C4L2 = SW[1] & (SW[0] & SW[3] # !SW[0] & (SW[2])) # !SW[1] & SW[2] & (SW[0] $ SW[3]);


--C4L3 is SEG7_LUT:u4|oSEG[2]~30 at LCCOMB_X1_Y14_N10
C4L3 = SW[3] & SW[2] & (SW[1] # !SW[0]) # !SW[3] & SW[1] & !SW[0] & !SW[2];


--C4L4 is SEG7_LUT:u4|oSEG[3]~31 at LCCOMB_X1_Y14_N12
C4L4 = SW[0] & (SW[1] $ (!SW[2])) # !SW[0] & (SW[1] & SW[3] & !SW[2] # !SW[1] & !SW[3] & SW[2]);


--C4L5 is SEG7_LUT:u4|oSEG[4]~32 at LCCOMB_X1_Y14_N28
C4L5 = SW[1] & SW[0] & !SW[3] # !SW[1] & (SW[2] & (!SW[3]) # !SW[2] & SW[0]);


--C4L6 is SEG7_LUT:u4|oSEG[5]~33 at LCCOMB_X1_Y14_N20
C4L6 = SW[1] & !SW[3] & (SW[0] # !SW[2]) # !SW[1] & SW[0] & (SW[3] $ !SW[2]);


--C4L7 is SEG7_LUT:u4|oSEG[6]~34 at LCCOMB_X1_Y14_N0
C4L7 = SW[0] & (SW[3] # SW[1] $ SW[2]) # !SW[0] & (SW[1] # SW[3] $ SW[2]);


--C3L1 is SEG7_LUT:u3|oSEG[0]~28 at LCCOMB_X1_Y15_N20
C3L1 = SW[6] & !SW[5] & (SW[4] $ !SW[7]) # !SW[6] & SW[4] & (SW[5] $ !SW[7]);


--C3L2 is SEG7_LUT:u3|oSEG[1]~29 at LCCOMB_X1_Y15_N10
C3L2 = SW[5] & (SW[4] & (SW[7]) # !SW[4] & SW[6]) # !SW[5] & SW[6] & (SW[4] $ SW[7]);


--C3L3 is SEG7_LUT:u3|oSEG[2]~30 at LCCOMB_X1_Y15_N28
C3L3 = SW[6] & SW[7] & (SW[5] # !SW[4]) # !SW[6] & SW[5] & !SW[4] & !SW[7];


--C3L4 is SEG7_LUT:u3|oSEG[3]~31 at LCCOMB_X1_Y15_N4
C3L4 = SW[4] & (SW[5] $ !SW[6]) # !SW[4] & (SW[5] & !SW[6] & SW[7] # !SW[5] & SW[6] & !SW[7]);


--C3L5 is SEG7_LUT:u3|oSEG[4]~32 at LCCOMB_X1_Y15_N26
C3L5 = SW[5] & (SW[4] & !SW[7]) # !SW[5] & (SW[6] & (!SW[7]) # !SW[6] & SW[4]);


--C3L6 is SEG7_LUT:u3|oSEG[5]~33 at LCCOMB_X1_Y15_N0
C3L6 = SW[5] & !SW[7] & (SW[4] # !SW[6]) # !SW[5] & SW[4] & (SW[6] $ !SW[7]);


--C3L7 is SEG7_LUT:u3|oSEG[6]~34 at LCCOMB_X1_Y15_N12
C3L7 = SW[4] & (SW[7] # SW[5] $ SW[6]) # !SW[4] & (SW[5] # SW[6] $ SW[7]);


--C1L1 is SEG7_LUT:u1|oSEG[0]~28 at LCCOMB_X1_Y17_N20
C1L1 = SW[13] & !SW[12] & (SW[11] $ !SW[14]) # !SW[13] & SW[11] & (SW[12] $ !SW[14]);


--C1L2 is SEG7_LUT:u1|oSEG[1]~29 at LCCOMB_X1_Y17_N10
C1L2 = SW[12] & (SW[11] & (SW[14]) # !SW[11] & SW[13]) # !SW[12] & SW[13] & (SW[11] $ SW[14]);


--C1L3 is SEG7_LUT:u1|oSEG[2]~30 at LCCOMB_X1_Y17_N28
C1L3 = SW[13] & SW[14] & (SW[12] # !SW[11]) # !SW[13] & SW[12] & !SW[11] & !SW[14];


--C1L4 is SEG7_LUT:u1|oSEG[3]~31 at LCCOMB_X1_Y17_N12
C1L4 = SW[11] & (SW[12] $ !SW[13]) # !SW[11] & (SW[12] & !SW[13] & SW[14] # !SW[12] & SW[13] & !SW[14]);


--C1L5 is SEG7_LUT:u1|oSEG[4]~32 at LCCOMB_X1_Y17_N4
C1L5 = SW[12] & (SW[11] & !SW[14]) # !SW[12] & (SW[13] & (!SW[14]) # !SW[13] & SW[11]);


--C1L6 is SEG7_LUT:u1|oSEG[5]~33 at LCCOMB_X1_Y17_N26
C1L6 = SW[12] & !SW[14] & (SW[11] # !SW[13]) # !SW[12] & SW[11] & (SW[13] $ !SW[14]);


--C1L7 is SEG7_LUT:u1|oSEG[6]~34 at LCCOMB_X1_Y17_N18
C1L7 = SW[11] & (SW[14] # SW[12] $ SW[13]) # !SW[11] & (SW[12] # SW[13] $ SW[14]);


--SW[8] is SW[8] at PIN_B13
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9] at PIN_A13
--operation mode is input

SW[9] = INPUT();


--SW[10] is SW[10] at PIN_N1
--operation mode is input

SW[10] = INPUT();


--SW[16] is SW[16] at PIN_V1
--operation mode is input

SW[16] = INPUT();


--KEY[1] is KEY[1] at PIN_N23
--operation mode is input

KEY[1] = INPUT();


--KEY[2] is KEY[2] at PIN_P23
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3] at PIN_W26
--operation mode is input

KEY[3] = INPUT();


--SW[17] is SW[17] at PIN_V2
--operation mode is input

SW[17] = INPUT();


--SW[0] is SW[0] at PIN_N25
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1] at PIN_N26
--operation mode is input

SW[1] = INPUT();


--SW[2] is SW[2] at PIN_P25
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3] at PIN_AE14
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4] at PIN_AF14
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5] at PIN_AD13
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6] at PIN_AC13
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7] at PIN_C13
--operation mode is input

SW[7] = INPUT();


--SW[11] is SW[11] at PIN_P1
--operation mode is input

SW[11] = INPUT();


--SW[12] is SW[12] at PIN_P2
--operation mode is input

SW[12] = INPUT();


--SW[13] is SW[13] at PIN_T7
--operation mode is input

SW[13] = INPUT();


--SW[14] is SW[14] at PIN_U3
--operation mode is input

SW[14] = INPUT();


--SW[15] is SW[15] at PIN_U4
--operation mode is input

SW[15] = INPUT();


--KEY[0] is KEY[0] at PIN_G26
--operation mode is input

KEY[0] = INPUT();


--LEDG[0] is LEDG[0] at PIN_AE22
--operation mode is output

LEDG[0] = OUTPUT(SW[17]);