📄 tdmddc.mdl
字号:
BlockDefaults {
Orientation "right"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
NamePlacement "normal"
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
ShowName on
}
BlockParameterDefaults {
Block {
BlockType Constant
Value "1"
VectorParams1D on
SamplingMode "Sample based"
OutDataTypeMode "Inherit from 'Constant value'"
OutDataType "sfix(16)"
ConRadixGroup "Use specified scaling"
OutScaling "2^0"
SampleTime "inf"
FramePeriod "inf"
}
Block {
BlockType DataTypeConversion
OutDataTypeMode "Inherit via back propagation"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
ConvertRealWorld "Real World Value (RWV)"
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType EnablePort
StatesWhenEnabling "held"
ShowOutputPort off
ZeroCross on
}
Block {
BlockType From
IconDisplay "Tag"
}
Block {
BlockType Fcn
Expr "sin(u[1])"
SampleTime "-1"
}
Block {
BlockType Goto
IconDisplay "Tag"
}
Block {
BlockType Ground
}
Block {
BlockType Inport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
LatchByDelayingOutsideSignal off
LatchByCopyingInsideSignal off
Interpolate on
}
Block {
BlockType Logic
Operator "AND"
Inputs "2"
IconShape "rectangular"
AllPortsSameDT on
OutDataTypeMode "Logical (see Configuration Parameters: Optimiza"
"tion)"
LogicDataType "uint(8)"
SampleTime "-1"
}
Block {
BlockType Math
Operator "exp"
OutputSignalType "auto"
SampleTime "-1"
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
}
Block {
BlockType "M-S-Function"
FunctionName "mlfile"
DisplayMFileStacktrace on
}
Block {
BlockType MultiPortSwitch
Inputs "4"
zeroidx off
InputSameDT on
OutDataTypeMode "Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType Outport
Port "1"
UseBusObject off
BusObject "BusObject"
BusOutputAsStruct off
PortDimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
OutputWhenDisabled "held"
InitialOutput "[]"
}
Block {
BlockType Product
Inputs "2"
Multiplication "Element-wise(.*)"
CollapseMode "All dimensions"
CollapseDim "1"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Zero"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType RandomNumber
Mean "0"
Variance "1"
Seed "0"
SampleTime "-1"
VectorParams1D on
}
Block {
BlockType Scope
ModelBased off
TickLabels "OneTimeTick"
ZoomMode "on"
Grid "on"
TimeRange "auto"
YMin "-5"
YMax "5"
SaveToWorkspace off
SaveName "ScopeData"
LimitDataPoints on
MaxDataPoints "5000"
Decimation "1"
SampleInput off
SampleTime "-1"
}
Block {
BlockType "S-Function"
FunctionName "system"
SFunctionModules "''"
PortCounts "[]"
}
Block {
BlockType SignalSpecification
Dimensions "-1"
SampleTime "-1"
DataType "auto"
OutDataType "sfix(16)"
OutScaling "2^0"
SignalType "auto"
SamplingMode "auto"
}
Block {
BlockType Sin
SineType "Time based"
TimeSource "Use simulation time"
Amplitude "1"
Bias "0"
Frequency "1"
Phase "0"
Samples "10"
Offset "0"
SampleTime "-1"
VectorParams1D on
}
Block {
BlockType Step
Time "1"
Before "0"
After "1"
SampleTime "-1"
VectorParams1D on
ZeroCross on
}
Block {
BlockType SubSystem
ShowPortLabels "FromPortIcon"
Permissions "ReadWrite"
PermitHierarchicalResolution "All"
TreatAsAtomicUnit off
SystemSampleTime "-1"
RTWFcnNameOpts "Auto"
RTWFileNameOpts "Auto"
RTWMemSecFuncInitTerm "Inherit from model"
RTWMemSecFuncExecute "Inherit from model"
RTWMemSecDataConstants "Inherit from model"
RTWMemSecDataInternal "Inherit from model"
RTWMemSecDataParameters "Inherit from model"
SimViewingDevice off
DataTypeOverride "UseLocalSettings"
MinMaxOverflowLogging "UseLocalSettings"
}
Block {
BlockType Sum
IconShape "rectangular"
Inputs "++"
CollapseMode "All dimensions"
CollapseDim "1"
InputSameDT on
OutDataTypeMode "Same as first input"
OutDataType "sfix(16)"
OutScaling "2^0"
LockScale off
RndMeth "Floor"
SaturateOnIntegerOverflow on
SampleTime "-1"
}
Block {
BlockType Switch
Criteria "u2 >= Threshold"
Threshold "0"
InputSameDT on
OutDataTypeMode "Inherit via internal rule"
RndMeth "Floor"
SaturateOnIntegerOverflow on
ZeroCross on
SampleTime "-1"
}
Block {
BlockType Terminator
}
Block {
BlockType UnitDelay
X0 "0"
SampleTime "1"
StateMustResolveToSignalObject off
RTWStateStorageClass "Auto"
}
}
AnnotationDefaults {
HorizontalAlignment "center"
VerticalAlignment "middle"
ForegroundColor "black"
BackgroundColor "white"
DropShadow off
FontName "Arial"
FontSize 10
FontWeight "normal"
FontAngle "normal"
UseDisplayTextAsClickCallback off
}
LineDefaults {
FontName "Arial"
FontSize 9
FontWeight "normal"
FontAngle "normal"
}
System {
Name "TDMDDC"
Location [2, 84, 1142, 810]
Open on
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
TiledPaperMargins [0.500000, 0.500000, 0.500000, 0.500000]
TiledPageScale 1
ShowPageBoundaries off
ZoomFactor "62"
ReportName "simulink-default.rpt"
Block {
BlockType Reference
Name "Avalon-ST Packet Format Converter"
Ports [7, 11]
Position [1285, 274, 1435, 606]
ForegroundColor "darkGreen"
SourceBlock "allblocks_alteradspbuilder2/Avalon-ST Packet Fo"
"rmat Converter"
SourceType "Avalon Streaming Packet Format Converter"
NumSinks "1"
NumSources "2"
splitData off
multiMapping off
SymbolWidth "16"
SinkFormat1 "'I,Q'"
SymbolsPerBeatSink1 "1"
SymbolsPerBeatSink2 "1"
SymbolsPerBeatSink3 "1"
SymbolsPerBeatSink4 "1"
SymbolsPerBeatSink5 "1"
SymbolsPerBeatSink6 "1"
SymbolsPerBeatSink7 "1"
SymbolsPerBeatSink8 "1"
SymbolsPerBeatSink9 "1"
SymbolsPerBeatSink10 "1"
SymbolsPerBeatSink11 "1"
SymbolsPerBeatSink12 "1"
SymbolsPerBeatSink13 "1"
SymbolsPerBeatSink14 "1"
SymbolsPerBeatSink15 "1"
SymbolsPerBeatSink16 "1"
SourceFormat1 "'I'"
SourceFormat2 "'Q'"
SymbolsPerBeatSource1 "1"
SymbolsPerBeatSource2 "1"
SymbolsPerBeatSource3 "1"
SymbolsPerBeatSource4 "1"
SymbolsPerBeatSource5 "1"
SymbolsPerBeatSource6 "1"
SymbolsPerBeatSource7 "1"
SymbolsPerBeatSource8 "1"
SymbolsPerBeatSource9 "1"
SymbolsPerBeatSource10 "1"
SymbolsPerBeatSource11 "1"
SymbolsPerBeatSource12 "1"
SymbolsPerBeatSource13 "1"
SymbolsPerBeatSource14 "1"
SymbolsPerBeatSource15 "1"
SymbolsPerBeatSource16 "1"
checksum "f306962b19d2806bcc911210b4cefbf6"
entityName "alt_avalonst_pfc_0_import"
inNames " out0_ready out1_ready in0_valid in0_data in0_s"
"tartofpacket in0_endofpacket reset_n"
inBwls "1 1 1 16 1 1 1 "
inBwrs "0 0 0 0 0 0 0 "
inTypes "b b b u b b b "
inDelayed "1 1 1 1 1 1 0 "
outNames " in0_ready out0_valid out0_data out0_startofpac"
"ket out0_endofpacket out0_error out1_valid out1_data out1_startofpacket out1_"
"endofpacket out1_error"
outBwls "1 1 16 1 1 1 1 16 1 1 1 "
outBwrs "0 0 0 0 0 0 0 0 0 0 0 "
outTypes "b b u b b u b u b b u "
id "0"
vofile "DSPBuilder_TDMDDC_import\\alt_avalonst_pfc_0.vo"
xmlmapfile "c:\\altera\\71sp1\\quartus\\dsp_builder\\lib\\S"
"imgenCMap.xml"
use_systemC_model off
n_input_port "7"
n_output_port "11"
is_megacore off
array_clocks "clk "
}
Block {
BlockType Reference
Name "Clock"
Ports []
Position [960, 76, 1010, 94]
ForegroundColor "blue"
SourceBlock "allblocks_alteradspbuilder2/Clock"
SourceType "BaseClock AlteraBlockset"
ClockPeriod "5.4709"
ClockPeriodUnit "ns"
SampleTime "5.4709e-009"
SimulationStartCycle "5"
PhaseOffset "0"
Reset "aclr"
ResetType "Active Low"
Export off
}
Block {
BlockType Constant
Name "Constant"
Position [285, 213, 315, 237]
SampleTime "clock1"
}
Block {
BlockType Constant
Name "Constant1"
Position [285, 318, 315, 342]
Value "0"
SampleTime "clock1"
}
Block {
BlockType Reference
Name "Delay"
Ports [1, 1]
Position [195, 117, 230, 153]
Orientation "left"
SourceBlock "dspsigops/Delay"
SourceType "Delay"
dly_unit "Samples"
delay "1"
ic_detail off
dif_ic_for_ch off
dif_ic_for_dly off
ic "0"
reset_popup "None"
}
Block {
BlockType Reference
Name "Downsample"
Ports [1, 1]
Position [295, 118, 325, 152]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample1"
Ports [1, 1]
Position [1615, 243, 1660, 277]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "16"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample2"
Ports [1, 1]
Position [135, 118, 165, 152]
Orientation "left"
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
phase "0"
ic "0"
smode "Allow multirate"
fmode "Maintain input frame size"
}
Block {
BlockType Reference
Name "Downsample3"
Ports [1, 1]
Position [1655, 718, 1685, 752]
SourceBlock "dspsigops/Downsample"
SourceType "Downsample"
N "2"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -