📄 main.twr
字号:
--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
C:/Program Files/Xilinx/bin/nt/trce.exe -ise
e:\work\digilentinc\xiphard\XipHard.ise -intstyle ise -e 3 -l 3 -s 6 -xml main
main.ncd -o main.twr main.pcf
Design file: main.ncd
Physical constraint file: main.pcf
Device,speed: xc2s200e,-6 (PRODUCTION 1.18 2005-01-22)
Report level: error report
Environment Variable Effect
-------------------- ------
NONE No environment variables were set
--------------------------------------------------------------------------------
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
option. All paths that are not constrained will be reported in the
unconstrained paths section(s) of the report.
Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)
Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
| Setup to | Hold to | | Clock |
Source | clk (edge) | clk (edge) |Internal Clock(s) | Phase |
------------+------------+------------+------------------+--------+
BTN<0> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
BTN<1> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
BTN<2> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
BTN<3> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
BTN<4> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPASTB | 1.171(R)| 0.951(R)|CLK_IBUFG | 0.000|
EPPDB<0> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<1> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<2> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<3> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<4> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<5> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<6> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDB<7> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
EPPDSTB | 4.802(R)| 0.715(R)|CLK_IBUFG | 0.000|
EPPWRITE | 3.875(R)| 1.853(R)|CLK_IBUFG | 0.000|
RAMDB<0> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<1> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<2> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<3> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<4> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<5> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<6> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
RAMDB<7> | 1.900(R)| 0.000(R)|CLK_IBUFG | 0.000|
------------+------------+------------+------------------+--------+
Clock CLK to Pad
------------+------------+------------------+--------+
| clk (edge) | | Clock |
Destination | to PAD |Internal Clock(s) | Phase |
------------+------------+------------------+--------+
AN<0> | 15.286(R)|CLK_IBUFG | 0.000|
AN<1> | 15.848(R)|CLK_IBUFG | 0.000|
AN<2> | 14.879(R)|CLK_IBUFG | 0.000|
AN<3> | 15.166(R)|CLK_IBUFG | 0.000|
BLU | 40.994(R)|CLK_IBUFG | 0.000|
EPPDB<0> | 14.608(R)|CLK_IBUFG | 0.000|
EPPDB<1> | 14.566(R)|CLK_IBUFG | 0.000|
EPPDB<2> | 14.566(R)|CLK_IBUFG | 0.000|
EPPDB<3> | 14.474(R)|CLK_IBUFG | 0.000|
EPPDB<4> | 14.474(R)|CLK_IBUFG | 0.000|
EPPDB<5> | 13.391(R)|CLK_IBUFG | 0.000|
EPPDB<6> | 13.995(R)|CLK_IBUFG | 0.000|
EPPDB<7> | 13.954(R)|CLK_IBUFG | 0.000|
EPPWAIT | 12.128(R)|CLK_IBUFG | 0.000|
GRN | 41.510(R)|CLK_IBUFG | 0.000|
HS | 18.867(R)|CLK_IBUFG | 0.000|
LED<4> | 9.540(R)|CLK_IBUFG | 0.000|
LED<5> | 9.440(R)|CLK_IBUFG | 0.000|
LED<6> | 9.488(R)|CLK_IBUFG | 0.000|
LED<7> | 19.725(R)|CLK_IBUFG | 0.000|
RAMADR<0> | 9.165(R)|CLK_IBUFG | 0.000|
RAMADR<10> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<11> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<12> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<13> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<14> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<15> | 9.511(R)|CLK_IBUFG | 0.000|
RAMADR<16> | 9.477(R)|CLK_IBUFG | 0.000|
RAMADR<17> | 9.477(R)|CLK_IBUFG | 0.000|
RAMADR<18> | 9.446(R)|CLK_IBUFG | 0.000|
RAMADR<1> | 9.435(R)|CLK_IBUFG | 0.000|
RAMADR<2> | 9.314(R)|CLK_IBUFG | 0.000|
RAMADR<3> | 9.345(R)|CLK_IBUFG | 0.000|
RAMADR<4> | 9.345(R)|CLK_IBUFG | 0.000|
RAMADR<5> | 9.379(R)|CLK_IBUFG | 0.000|
RAMADR<6> | 9.450(R)|CLK_IBUFG | 0.000|
RAMADR<7> | 9.481(R)|CLK_IBUFG | 0.000|
RAMADR<8> | 9.450(R)|CLK_IBUFG | 0.000|
RAMADR<9> | 9.450(R)|CLK_IBUFG | 0.000|
RAMCS0 | 9.450(R)|CLK_IBUFG | 0.000|
RAMCS1 | 9.481(R)|CLK_IBUFG | 0.000|
RAMDB<0> | 12.410(R)|CLK_IBUFG | 0.000|
RAMDB<1> | 12.520(R)|CLK_IBUFG | 0.000|
RAMDB<2> | 12.738(R)|CLK_IBUFG | 0.000|
RAMDB<3> | 12.702(R)|CLK_IBUFG | 0.000|
RAMDB<4> | 12.631(R)|CLK_IBUFG | 0.000|
RAMDB<5> | 12.273(R)|CLK_IBUFG | 0.000|
RAMDB<6> | 12.491(R)|CLK_IBUFG | 0.000|
RAMDB<7> | 12.491(R)|CLK_IBUFG | 0.000|
RAMOE | 9.379(R)|CLK_IBUFG | 0.000|
RAMWR | 9.379(R)|CLK_IBUFG | 0.000|
RED | 39.765(R)|CLK_IBUFG | 0.000|
SEG<0> | 17.867(R)|CLK_IBUFG | 0.000|
SEG<1> | 17.860(R)|CLK_IBUFG | 0.000|
SEG<2> | 18.024(R)|CLK_IBUFG | 0.000|
SEG<3> | 17.639(R)|CLK_IBUFG | 0.000|
SEG<4> | 17.720(R)|CLK_IBUFG | 0.000|
SEG<5> | 18.227(R)|CLK_IBUFG | 0.000|
SEG<6> | 18.942(R)|CLK_IBUFG | 0.000|
VS | 17.186(R)|CLK_IBUFG | 0.000|
------------+------------+------------------+--------+
Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK | 19.301| | | |
---------------+---------+---------+---------+---------+
Pad to Pad
---------------+---------------+---------+
Source Pad |Destination Pad| Delay |
---------------+---------------+---------+
CLK |BLU | 25.783|
CLK |GRN | 25.278|
CLK |RED | 24.802|
EPPWRITE |EPPDB<0> | 10.628|
EPPWRITE |EPPDB<1> | 10.586|
EPPWRITE |EPPDB<2> | 10.586|
EPPWRITE |EPPDB<3> | 10.494|
EPPWRITE |EPPDB<4> | 10.494|
EPPWRITE |EPPDB<5> | 9.411|
EPPWRITE |EPPDB<6> | 9.411|
EPPWRITE |EPPDB<7> | 8.822|
SWT<0> |LED<0> | 9.615|
SWT<1> |LED<1> | 9.769|
SWT<2> |LED<2> | 9.556|
SWT<3> |LED<3> | 10.068|
SWT<4> |LEDG | 7.603|
SWT<5> |BLU | 33.231|
SWT<5> |GRN | 31.294|
SWT<5> |RED | 31.638|
SWT<6> |BLU | 33.020|
SWT<6> |GRN | 31.083|
SWT<6> |RED | 31.427|
SWT<7> |BLU | 32.270|
SWT<7> |GRN | 30.333|
SWT<7> |RED | 30.677|
---------------+---------------+---------+
Analysis completed Sat Jan 14 01:48:16 2006
--------------------------------------------------------------------------------
Peak Memory Usage: 98 MB
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -