maxmin.fit.eqn

一个自己编写的这次2008北京市电子竞赛VHDL源程序

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_current_state.st0 is ADC0820:inst|current_state.st0 at LC_X10_Y6_N4
--operation mode is normal

B1_current_state.st0_lut_out = B1_current_state_1;
B1_current_state.st0 = DFFEAS(B1_current_state.st0_lut_out, GLOBAL(clk), VCC, , , , , , );


--C1_clko is calculate:inst2|clko at LC_X9_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_clko_lut_out = GND;
C1_clko = DFFEAS(C1_clko_lut_out, !GLOBAL(B1_current_state.st0), VCC, , , C1_i[17], , , VCC);


--D1_segmax[3] is display1:inst3|segmax[3] at LC_X25_Y8_N4
--operation mode is normal

D1_segmax[3]_lut_out = D1L1 $ D1L13 $ U1L3;
D1_segmax[3] = DFFEAS(D1_segmax[3]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1_segmax[2] is display1:inst3|segmax[2] at LC_X25_Y8_N3
--operation mode is arithmetic

D1_segmax[2]_lut_out = Q4L5 $ U2L3 $ !D1L10;
D1_segmax[2] = DFFEAS(D1_segmax[2]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L13 is display1:inst3|segmax[2]~95 at LC_X25_Y8_N3
--operation mode is arithmetic

D1L13_cout_0 = Q4L5 & (!D1L10 # !U2L3) # !Q4L5 & !U2L3 & !D1L10;
D1L13 = CARRY(D1L13_cout_0);

--D1L14 is display1:inst3|segmax[2]~95COUT1_116 at LC_X25_Y8_N3
--operation mode is arithmetic

D1L14_cout_1 = Q4L5 & (!D1L11 # !U2L3) # !Q4L5 & !U2L3 & !D1L11;
D1L14 = CARRY(D1L14_cout_1);


--D1_segmax[1] is display1:inst3|segmax[1] at LC_X25_Y8_N2
--operation mode is arithmetic

D1_segmax[1]_lut_out = U3L3 $ Q5L1;
D1_segmax[1] = DFFEAS(D1_segmax[1]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L10 is display1:inst3|segmax[1]~99 at LC_X25_Y8_N2
--operation mode is arithmetic

D1L10_cout_0 = U3L3 # !Q5L1;
D1L10 = CARRY(D1L10_cout_0);

--D1L11 is display1:inst3|segmax[1]~99COUT1 at LC_X25_Y8_N2
--operation mode is arithmetic

D1L11_cout_1 = U3L3 # !Q5L1;
D1L11 = CARRY(D1L11_cout_1);


--D1_segmax[0] is display1:inst3|segmax[0] at LC_X23_Y9_N4
--operation mode is normal

D1_segmax[0]_lut_out = D1L7;
D1_segmax[0] = DFFEAS(D1_segmax[0]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1_segmin[3] is display1:inst3|segmin[3] at LC_X11_Y7_N7
--operation mode is normal

D1_segmin[3]_lut_out = D1L2 $ D1L29 $ U7L3;
D1_segmin[3] = DFFEAS(D1_segmin[3]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1_segmin[2] is display1:inst3|segmin[2] at LC_X11_Y7_N6
--operation mode is arithmetic

D1_segmin[2]_lut_out = U8L3 $ Q9L5 $ !D1L26;
D1_segmin[2] = DFFEAS(D1_segmin[2]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L29 is display1:inst3|segmin[2]~95 at LC_X11_Y7_N6
--operation mode is arithmetic

D1L29_cout_0 = U8L3 & Q9L5 & !D1L26 # !U8L3 & (Q9L5 # !D1L26);
D1L29 = CARRY(D1L29_cout_0);

--D1L30 is display1:inst3|segmin[2]~95COUT1_116 at LC_X11_Y7_N6
--operation mode is arithmetic

D1L30_cout_1 = U8L3 & Q9L5 & !D1L27 # !U8L3 & (Q9L5 # !D1L27);
D1L30 = CARRY(D1L30_cout_1);


--D1_segmin[1] is display1:inst3|segmin[1] at LC_X11_Y7_N5
--operation mode is arithmetic

D1_segmin[1]_lut_out = U9L3 $ Q10L1;
D1_segmin[1] = DFFEAS(D1_segmin[1]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L26 is display1:inst3|segmin[1]~99 at LC_X11_Y7_N5
--operation mode is arithmetic

D1L26_cout_0 = U9L3 # !Q10L1;
D1L26 = CARRY(D1L26_cout_0);

--D1L27 is display1:inst3|segmin[1]~99COUT1 at LC_X11_Y7_N5
--operation mode is arithmetic

D1L27_cout_1 = U9L3 # !Q10L1;
D1L27 = CARRY(D1L27_cout_1);


--D1_segmin[0] is display1:inst3|segmin[0] at LC_X12_Y8_N8
--operation mode is normal

D1_segmin[0]_lut_out = D1L23;
D1_segmin[0] = DFFEAS(D1_segmin[0]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1_segpp[3] is display1:inst3|segpp[3] at LC_X15_Y3_N2
--operation mode is normal

D1_segpp[3]_lut_out = D1L3 $ D1L45 $ U13L5;
D1_segpp[3] = DFFEAS(D1_segpp[3]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1_segpp[2] is display1:inst3|segpp[2] at LC_X15_Y3_N1
--operation mode is arithmetic

D1_segpp[2]_lut_out = U14L5 $ Q14L5 $ !D1L42;
D1_segpp[2] = DFFEAS(D1_segpp[2]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L45 is display1:inst3|segpp[2]~95 at LC_X15_Y3_N1
--operation mode is arithmetic

D1L45_cout_0 = U14L5 & Q14L5 & !D1L42 # !U14L5 & (Q14L5 # !D1L42);
D1L45 = CARRY(D1L45_cout_0);

--D1L46 is display1:inst3|segpp[2]~95COUT1_116 at LC_X15_Y3_N1
--operation mode is arithmetic

D1L46_cout_1 = U14L5 & Q14L5 & !D1L43 # !U14L5 & (Q14L5 # !D1L43);
D1L46 = CARRY(D1L46_cout_1);


--D1_segpp[1] is display1:inst3|segpp[1] at LC_X15_Y3_N0
--operation mode is arithmetic

D1_segpp[1]_lut_out = Q15L1 $ U15L5;
D1_segpp[1] = DFFEAS(D1_segpp[1]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );

--D1L42 is display1:inst3|segpp[1]~99 at LC_X15_Y3_N0
--operation mode is arithmetic

D1L42_cout_0 = U15L5 # !Q15L1;
D1L42 = CARRY(D1L42_cout_0);

--D1L43 is display1:inst3|segpp[1]~99COUT1 at LC_X15_Y3_N0
--operation mode is arithmetic

D1L43_cout_1 = U15L5 # !Q15L1;
D1L43 = CARRY(D1L43_cout_1);


--D1_segpp[0] is display1:inst3|segpp[0] at LC_X20_Y6_N4
--operation mode is normal

D1_segpp[0]_lut_out = D1L39;
D1_segpp[0] = DFFEAS(D1_segpp[0]_lut_out, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--B1_current_state_1 is ADC0820:inst|current_state_1 at LC_X10_Y6_N5
--operation mode is normal

B1_current_state_1_lut_out = !B1_current_state.st5;
B1_current_state_1 = DFFEAS(B1_current_state_1_lut_out, GLOBAL(B1_clko), VCC, , , , , , );


--B1_current_state.st5 is ADC0820:inst|current_state.st5 at LC_X10_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_current_state.st5_lut_out = GND;
B1_current_state.st5 = DFFEAS(B1_current_state.st5_lut_out, GLOBAL(clk), VCC, , , B1_current_state_12, , , VCC);


--B1_current_state.st2 is ADC0820:inst|current_state.st2 at LC_X26_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_current_state.st2_lut_out = GND;
B1_current_state.st2 = DFFEAS(B1_current_state.st2_lut_out, GLOBAL(clk), VCC, , , B1_current_state_6, , , VCC);


--C1_i[17] is calculate:inst2|i[17] at LC_X9_Y6_N8
--operation mode is normal

C1_i[17]_carry_eqn = (!C1L73 & C1L81) # (C1L73 & C1L82);
C1_i[17]_lut_out = C1_i[17] $ C1_i[17]_carry_eqn;
C1_i[17] = DFFEAS(C1_i[17]_lut_out, !GLOBAL(B1_current_state.st0), VCC, , , , , , );


--Q2_cout is display1:inst3|lpm_divide:div_rtl_2|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_4|cout at LC_X22_Y7_N8
--operation mode is arithmetic

Q2_cout_cout_0 = T1L5 & Q2L5;
Q2_cout = CARRY(Q2_cout_cout_0);

--Q2L16 is display1:inst3|lpm_divide:div_rtl_2|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_4|cout~COUT1 at LC_X22_Y7_N8
--operation mode is arithmetic

Q2L16_cout_1 = T1L5 & Q2L5;
Q2L16 = CARRY(Q2L16_cout_1);


--Q3L5 is display1:inst3|lpm_divide:div_rtl_2|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_5|add_sub_cella[2]~46 at LC_X23_Y7_N4
--operation mode is normal

Q3L5 = !Q3L7;

--D1_segmax[6] is display1:inst3|segmax[6] at LC_X23_Y7_N4
--operation mode is normal

D1_segmax[6] = DFFEAS(Q3L5, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--Q4L5 is display1:inst3|lpm_divide:div_rtl_2|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_6|add_sub_cella[2]~46 at LC_X25_Y7_N4
--operation mode is normal

Q4L5 = !Q4L7;

--D1_segmax[5] is display1:inst3|segmax[5] at LC_X25_Y7_N4
--operation mode is normal

D1_segmax[5] = DFFEAS(Q4L5, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--Q5L1 is display1:inst3|lpm_divide:div_rtl_2|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_7|add_sub_cella[2]~46 at LC_X25_Y8_N9
--operation mode is normal

Q5L1 = !Q5L3;

--D1_segmax[4] is display1:inst3|segmax[4] at LC_X25_Y8_N9
--operation mode is normal

D1_segmax[4] = DFFEAS(Q5L1, GLOBAL(C1_clko), GLOBAL(en), , , , , , );


--D1L1 is display1:inst3|add~558 at LC_X25_Y8_N0
--operation mode is normal

D1L1 = Q5L1 $ (Q3L5);


--U1L3 is display1:inst3|lpm_divide:div_rtl_1|lpm_divide_5nf:auto_generated|sign_div_unsign_7jg:divider|alt_u_div_jod:divider|add_sub_se8:add_sub_10|add_sub_cella[1]~89 at LC_X22_Y11_N8
--operation mode is normal

U1L3_carry_eqn = (!U1L8 & U1L5) # (U1L8 & U1L6);
U1L3 = !U1L3_carry_eqn;


--U2L3 is display1:inst3|lpm_divide:div_rtl_1|lpm_divide_5nf:auto_generated|sign_div_unsign_7jg:divider|alt_u_div_jod:divider|add_sub_se8:add_sub_11|add_sub_cella[1]~89 at LC_X24_Y9_N8
--operation mode is normal

U2L3_carry_eqn = (!U2L14 & U2L5) # (U2L14 & U2L6);
U2L3 = !U2L3_carry_eqn;


--U3L3 is display1:inst3|lpm_divide:div_rtl_1|lpm_divide_5nf:auto_generated|sign_div_unsign_7jg:divider|alt_u_div_jod:divider|add_sub_se8:add_sub_12|add_sub_cella[1]~88 at LC_X24_Y8_N8
--operation mode is normal

U3L3_carry_eqn = (!U3L14 & U3L5) # (U3L14 & U3L6);
U3L3 = !U3L3_carry_eqn;


--D1L7 is display1:inst3|segmax[0]~108COUT0 at LC_X23_Y9_N3
--operation mode is arithmetic

D1L7_cout_0 = K1L78 # K1L77;
D1L7 = CARRY(D1L7_cout_0);

--D1L8 is display1:inst3|segmax[0]~108COUT1 at LC_X23_Y9_N3
--operation mode is arithmetic

D1L8_cout_1 = K1L78 # K1L77;
D1L8 = CARRY(D1L8_cout_1);


--Q7_cout is display1:inst3|lpm_divide:div_rtl_5|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_4|cout at LC_X9_Y8_N5
--operation mode is arithmetic

Q7_cout_cout_0 = Q7L5 & T2L5;
Q7_cout = CARRY(Q7_cout_cout_0);

--Q7L16 is display1:inst3|lpm_divide:div_rtl_5|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_4|cout~COUT1 at LC_X9_Y8_N5
--operation mode is arithmetic

Q7L16_cout_1 = Q7L5 & T2L5;
Q7L16 = CARRY(Q7L16_cout_1);


--Q8L5 is display1:inst3|lpm_divide:div_rtl_5|lpm_divide_klf:auto_generated|sign_div_unsign_mhg:divider|alt_u_div_hld:divider|add_sub_oe8:add_sub_5|add_sub_cella[2]~46 at LC_X10_Y8_N4
--operation mode is normal