📄 tx2bit.par
字号:
Release 4.2i - Par E.35Copyright (c) 1995-2001 Xilinx, Inc. All rights reserved.Tue Dec 17 10:05:38 2002par -f _par.rspConstraints file: tx2bit.pcfLoading design for application par from file par_temp.ncd. "tx2bit" is an NCD, version 2.37, device xcv1000e, package hq240, speed -6Loading device for application par from file 'v1000e.nph' in environment
D:/Xilinx.Device speed data version: PRELIMINARY 1.65 2001-12-19.Resolved that IOB <ck> must be placed at site P113.Resolved that GCLKIOB <clk> must be placed at site P213.Resolved that IOB <ck_x> must be placed at site P114.Resolved that GCLKIOB <clk4x> must be placed at site P89.Resolved that IOB <da_x> must be placed at site P111.Resolved that IOB <db_x> must be placed at site P118.Resolved that IOB <da> must be placed at site P110.Resolved that IOB <db> must be placed at site P117.Device utilization summary: Number of External GCLKIOBs 2 out of 4 50% Number of External IOBs 6 out of 158 3% Number of LOCed External IOBs 6 out of 6 100% Number of SLICEs 36 out of 12288 1% Number of GCLKs 2 out of 4 50%Overall effort level (-ol): 2 (set by user)Placer effort level (-pl): 2 (set by user)Placer cost table entry (-t): 1Router effort level (-rl): 2 (set by user)Extra effort level (-xe): 0 (set by user)Starting initial Timing Analysis. REAL time: 3 secs Finished initial Timing Analysis. REAL time: 4 secs WARNING:Place:1864 - The placement of the source component LVDS must be in the
same CLB column as the asynchronus output ddrc/qsel IOB pair ck_x and ck.
This will minimize the skew issues involving the top and bottom edges.WARNING:Place:1864 - The placement of the source component LVDS must be in the
same CLB column as the asynchronus output ddra/qsel IOB pair da_x and da.
This will minimize the skew issues involving the top and bottom edges.WARNING:Place:1864 - The placement of the source component LVDS must be in the
same CLB column as the asynchronus output ddrb/qsel IOB pair db_x and db.
This will minimize the skew issues involving the top and bottom edges.The following table is the list of pairs of sites, whether the site is
occupied, and capable of asynchronous output or not.Postive/Master | asynchronous | Occupied | Negative/Slave | Occupied--------------------------------------------------------------------P213 | no | yes | P215 | no P210 | no | no | P209 | no P89 | no | yes | P87 | no P92 | no | no | P93 | no P236 | no | no | P237 | no P234 | yes | no | P235 | no P228 | yes | no | P229 | no P223 | yes | no | P224 | no P220 | yes | no | P221 | no P217 | yes | no | P218 | no P209 | no | no | P215 | no P205 | yes | no | P206 | no P202 | yes | no | P203 | no P199 | yes | no | P200 | no P194 | yes | no | P195 | no P191 | yes | no | P192 | no P188 | yes | no | P189 | no P186 | no | no | P187 | no P184 | yes | no | P185 | no P178 | yes | no | P177 | no P174 | yes | no | P173 | no P171 | yes | no | P170 | no P168 | yes | no | P167 | no P163 | yes | no | P162 | no P160 | yes | no | P159 | no P157 | yes | no | P156 | no P155 | no | no | P154 | no P153 | yes | no | P152 | no P145 | yes | no | P144 | no P142 | yes | no | P141 | no P139 | yes | no | P138 | no P134 | yes | no | P133 | no P131 | yes | no | P130 | no P128 | yes | no | P127 | no P126 | no | no | P125 | no P124 | yes | no | P123 | no P118 | yes | yes | P117 | yes P114 | yes | yes | P113 | yes P111 | yes | yes | P110 | yes P108 | yes | no | P107 | no P103 | yes | no | P102 | no P100 | yes | no | P99 | no P97 | yes | no | P96 | no P95 | no | no | P94 | no P93 | no | no | P87 | no P84 | no | no | P82 | no P79 | yes | no | P78 | no P74 | yes | no | P73 | no P71 | yes | no | P70 | no P68 | yes | no | P67 | no P66 | no | no | P65 | no P64 | yes | no | P63 | no P56 | yes | no | P57 | no P52 | yes | no | P53 | no P49 | yes | no | P50 | no P46 | yes | no | P47 | no P41 | yes | no | P42 | no P38 | yes | no | P39 | no P35 | yes | no | P36 | no P33 | no | no | P34 | no P27 | yes | no | P28 | no P23 | yes | no | P24 | no P20 | yes | no | P21 | no P17 | yes | no | P18 | no P12 | yes | no | P13 | no P9 | yes | no | P10 | no P6 | yes | no | P7 | no P4 | no | no | P5 | no Design passed SelectIO DRC.WARNING:Place:1807 - MAXSKEW constraint detected. Use of a tight MAXSKEW
constraint especially in conjunction with a PERIOD, MAXDELAY or FROM TO
constraint may significantly increase Place and Route runtime. MAXSKEW will
not effect the Global Buffered nets. To direct PAR to route a net on the
Secondary Low Skew Lines use the constraint 'NET USELOWSKEWLINES;' in the
User Constraints File(UCF).Starting the placer. REAL time: 5 secs Placement pass 1 ..Placer score = 3375Placement pass 2 .Placer score = 8072Placement pass 3 ..Placer score = 7448Placement pass 4 ..Placer score = 7289Optimizing ... Placer score = 5996Placer score = 5590Placer score = 5323Placer score = 5210Placer score = 5046Placer score = 4957Placer score = 4895Placer score = 4896Placer score = 4880Placer score = 4851Placer stage completed in real time: 7 secs All IOBs have been constrained to specific sites.⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -