_8bitfulladd.v

有用的verilog hdl实验用程序 配有截图

module _8bitFullAdd(cout,sum,ina,inb,cin);
output [7:0] sum;
output cout;
input  [7:0] ina,inb;
input cin;

assign {cout,sum} = ina+inb+cin;

endmodule