anal.out

vhdl编程实例

Loading db file 'D:/Synopsys/FPGA_Express/lib/libraries/syn/gtech.db'
Reading in the Synopsys vhdl primitives.
G:/Documents and Settings/hejianbin/My Documents/vhdl/busis.vhd: