ddr_clk.ssf.msg

vhdl编写的一个完整工程

{  Info "IDBC_ERROR_COUNT" "DDR_CLK Simulation was successful 0 s 0 s " "Design DDR_CLK: Simulation was successful. 0 errors, 0 warnings" {  } {  }  }