⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 8.tan.qmsg

📁 实现对ad的控制并用7279芯片进行显示
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ADC0809:inst3\|regl\[4\] register hd7279:inst\|data_tmp\[4\] 23.75 MHz 42.102 ns Internal " "Info: Clock \"clk\" has Internal fmax of 23.75 MHz between source register \"ADC0809:inst3\|regl\[4\]\" and destination register \"hd7279:inst\|data_tmp\[4\]\" (period= 42.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.690 ns + Longest register register " "Info: + Longest register to register delay is 16.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC0809:inst3\|regl\[4\] 1 REG LC_X29_Y6_N3 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y6_N3; Fanout = 22; REG Node = 'ADC0809:inst3\|regl\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.590 ns) 1.400 ns ADC0809:inst3\|p2~1420 2 COMB LC_X28_Y6_N6 1 " "Info: 2: + IC(0.810 ns) + CELL(0.590 ns) = 1.400 ns; Loc. = LC_X28_Y6_N6; Fanout = 1; COMB Node = 'ADC0809:inst3\|p2~1420'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.400 ns" { ADC0809:inst3|regl[4] ADC0809:inst3|p2~1420 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.590 ns) 2.707 ns ADC0809:inst3\|p2~1421 3 COMB LC_X29_Y6_N9 2 " "Info: 3: + IC(0.717 ns) + CELL(0.590 ns) = 2.707 ns; Loc. = LC_X29_Y6_N9; Fanout = 2; COMB Node = 'ADC0809:inst3\|p2~1421'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.307 ns" { ADC0809:inst3|p2~1420 ADC0809:inst3|p2~1421 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.442 ns) 3.848 ns ADC0809:inst3\|p2~1423 4 COMB LC_X28_Y6_N4 8 " "Info: 4: + IC(0.699 ns) + CELL(0.442 ns) = 3.848 ns; Loc. = LC_X28_Y6_N4; Fanout = 8; COMB Node = 'ADC0809:inst3\|p2~1423'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.141 ns" { ADC0809:inst3|p2~1421 ADC0809:inst3|p2~1423 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.590 ns) 6.025 ns ADC0809:inst3\|add~2942 5 COMB LC_X31_Y8_N2 1 " "Info: 5: + IC(1.587 ns) + CELL(0.590 ns) = 6.025 ns; Loc. = LC_X31_Y8_N2; Fanout = 1; COMB Node = 'ADC0809:inst3\|add~2942'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "2.177 ns" { ADC0809:inst3|p2~1423 ADC0809:inst3|add~2942 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.321 ns ADC0809:inst3\|temp2\[5\]~1549 6 COMB LC_X31_Y8_N3 1 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 6.321 ns; Loc. = LC_X31_Y8_N3; Fanout = 1; COMB Node = 'ADC0809:inst3\|temp2\[5\]~1549'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.296 ns" { ADC0809:inst3|add~2942 ADC0809:inst3|temp2[5]~1549 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 7.175 ns ADC0809:inst3\|temp2\[5\]~1550 7 COMB LC_X31_Y8_N1 12 " "Info: 7: + IC(0.412 ns) + CELL(0.442 ns) = 7.175 ns; Loc. = LC_X31_Y8_N1; Fanout = 12; COMB Node = 'ADC0809:inst3\|temp2\[5\]~1550'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.854 ns" { ADC0809:inst3|temp2[5]~1549 ADC0809:inst3|temp2[5]~1550 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.590 ns) 9.084 ns ADC0809:inst3\|p2~1444 8 COMB LC_X31_Y7_N0 1 " "Info: 8: + IC(1.319 ns) + CELL(0.590 ns) = 9.084 ns; Loc. = LC_X31_Y7_N0; Fanout = 1; COMB Node = 'ADC0809:inst3\|p2~1444'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.909 ns" { ADC0809:inst3|temp2[5]~1550 ADC0809:inst3|p2~1444 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.442 ns) 9.943 ns ADC0809:inst3\|p2~1436 9 COMB LC_X31_Y7_N4 6 " "Info: 9: + IC(0.417 ns) + CELL(0.442 ns) = 9.943 ns; Loc. = LC_X31_Y7_N4; Fanout = 6; COMB Node = 'ADC0809:inst3\|p2~1436'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.859 ns" { ADC0809:inst3|p2~1444 ADC0809:inst3|p2~1436 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.442 ns) 10.823 ns ADC0809:inst3\|reduce_or~174 10 COMB LC_X31_Y7_N2 2 " "Info: 10: + IC(0.438 ns) + CELL(0.442 ns) = 10.823 ns; Loc. = LC_X31_Y7_N2; Fanout = 2; COMB Node = 'ADC0809:inst3\|reduce_or~174'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.880 ns" { ADC0809:inst3|p2~1436 ADC0809:inst3|reduce_or~174 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.590 ns) 13.348 ns ADC0809:inst3\|count1\[2\]~425 11 COMB LC_X31_Y9_N4 1 " "Info: 11: + IC(1.935 ns) + CELL(0.590 ns) = 13.348 ns; Loc. = LC_X31_Y9_N4; Fanout = 1; COMB Node = 'ADC0809:inst3\|count1\[2\]~425'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "2.525 ns" { ADC0809:inst3|reduce_or~174 ADC0809:inst3|count1[2]~425 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 13.802 ns ADC0809:inst3\|count1\[2\]~426 12 COMB LC_X31_Y9_N5 7 " "Info: 12: + IC(0.340 ns) + CELL(0.114 ns) = 13.802 ns; Loc. = LC_X31_Y9_N5; Fanout = 7; COMB Node = 'ADC0809:inst3\|count1\[2\]~426'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.454 ns" { ADC0809:inst3|count1[2]~425 ADC0809:inst3|count1[2]~426 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.590 ns) 15.958 ns hd7279:inst\|data_tmp\[7\]~3773 13 COMB LC_X30_Y8_N3 1 " "Info: 13: + IC(1.566 ns) + CELL(0.590 ns) = 15.958 ns; Loc. = LC_X30_Y8_N3; Fanout = 1; COMB Node = 'hd7279:inst\|data_tmp\[7\]~3773'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "2.156 ns" { ADC0809:inst3|count1[2]~426 hd7279:inst|data_tmp[7]~3773 } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.309 ns) 16.690 ns hd7279:inst\|data_tmp\[4\] 14 REG LC_X30_Y8_N5 1 " "Info: 14: + IC(0.423 ns) + CELL(0.309 ns) = 16.690 ns; Loc. = LC_X30_Y8_N5; Fanout = 1; REG Node = 'hd7279:inst\|data_tmp\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "0.732 ns" { hd7279:inst|data_tmp[7]~3773 hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.845 ns ( 35.02 % ) " "Info: Total cell delay = 5.845 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.845 ns ( 64.98 % ) " "Info: Total interconnect delay = 10.845 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "16.690 ns" { ADC0809:inst3|regl[4] ADC0809:inst3|p2~1420 ADC0809:inst3|p2~1421 ADC0809:inst3|p2~1423 ADC0809:inst3|add~2942 ADC0809:inst3|temp2[5]~1549 ADC0809:inst3|temp2[5]~1550 ADC0809:inst3|p2~1444 ADC0809:inst3|p2~1436 ADC0809:inst3|reduce_or~174 ADC0809:inst3|count1[2]~425 ADC0809:inst3|count1[2]~426 hd7279:inst|data_tmp[7]~3773 hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "16.690 ns" { ADC0809:inst3|regl[4] ADC0809:inst3|p2~1420 ADC0809:inst3|p2~1421 ADC0809:inst3|p2~1423 ADC0809:inst3|add~2942 ADC0809:inst3|temp2[5]~1549 ADC0809:inst3|temp2[5]~1550 ADC0809:inst3|p2~1444 ADC0809:inst3|p2~1436 ADC0809:inst3|reduce_or~174 ADC0809:inst3|count1[2]~425 ADC0809:inst3|count1[2]~426 hd7279:inst|data_tmp[7]~3773 hd7279:inst|data_tmp[4] } { 0.000ns 0.810ns 0.717ns 0.699ns 1.587ns 0.182ns 0.412ns 1.319ns 0.417ns 0.438ns 1.935ns 0.340ns 1.566ns 0.423ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.590ns 0.114ns 0.442ns 0.590ns 0.442ns 0.442ns 0.590ns 0.114ns 0.590ns 0.309ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.324 ns - Smallest " "Info: - Smallest clock skew is -4.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.616 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 99; CLK Node = 'clk'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { clk } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 240 -88 80 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.935 ns) 3.401 ns hd7279:inst\|t 2 REG LC_X37_Y13_N5 45 " "Info: 2: + IC(0.997 ns) + CELL(0.935 ns) = 3.401 ns; Loc. = LC_X37_Y13_N5; Fanout = 45; REG Node = 'hd7279:inst\|t'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.932 ns" { clk hd7279:inst|t } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.504 ns) + CELL(0.711 ns) 8.616 ns hd7279:inst\|data_tmp\[4\] 3 REG LC_X30_Y8_N5 1 " "Info: 3: + IC(4.504 ns) + CELL(0.711 ns) = 8.616 ns; Loc. = LC_X30_Y8_N5; Fanout = 1; REG Node = 'hd7279:inst\|data_tmp\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.215 ns" { hd7279:inst|t hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.15 % ) " "Info: Total cell delay = 3.115 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 63.85 % ) " "Info: Total interconnect delay = 5.501 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.616 ns" { clk hd7279:inst|t hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "8.616 ns" { clk clk~out0 hd7279:inst|t hd7279:inst|data_tmp[4] } { 0.000ns 0.000ns 0.997ns 4.504ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.940 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 99; CLK Node = 'clk'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { clk } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 240 -88 80 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.935 ns) 3.434 ns ADC0809:inst3\|t 2 REG LC_X15_Y13_N4 8 " "Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X15_Y13_N4; Fanout = 8; REG Node = 'ADC0809:inst3\|t'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.965 ns" { clk ADC0809:inst3|t } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.935 ns) 8.691 ns ADC0809:inst3\|current_state.st6 3 REG LC_X8_Y13_N9 10 " "Info: 3: + IC(4.322 ns) + CELL(0.935 ns) = 8.691 ns; Loc. = LC_X8_Y13_N9; Fanout = 10; REG Node = 'ADC0809:inst3\|current_state.st6'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.257 ns" { ADC0809:inst3|t ADC0809:inst3|current_state.st6 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.135 ns) + CELL(0.114 ns) 12.940 ns ADC0809:inst3\|regl\[4\] 4 REG LC_X29_Y6_N3 22 " "Info: 4: + IC(4.135 ns) + CELL(0.114 ns) = 12.940 ns; Loc. = LC_X29_Y6_N3; Fanout = 22; REG Node = 'ADC0809:inst3\|regl\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "4.249 ns" { ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.453 ns ( 26.68 % ) " "Info: Total cell delay = 3.453 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.487 ns ( 73.32 % ) " "Info: Total interconnect delay = 9.487 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.940 ns" { clk ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.940 ns" { clk clk~out0 ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } { 0.000ns 0.000ns 1.030ns 4.322ns 4.135ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.616 ns" { clk hd7279:inst|t hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "8.616 ns" { clk clk~out0 hd7279:inst|t hd7279:inst|data_tmp[4] } { 0.000ns 0.000ns 0.997ns 4.504ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.940 ns" { clk ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.940 ns" { clk clk~out0 ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } { 0.000ns 0.000ns 1.030ns 4.322ns 4.135ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "16.690 ns" { ADC0809:inst3|regl[4] ADC0809:inst3|p2~1420 ADC0809:inst3|p2~1421 ADC0809:inst3|p2~1423 ADC0809:inst3|add~2942 ADC0809:inst3|temp2[5]~1549 ADC0809:inst3|temp2[5]~1550 ADC0809:inst3|p2~1444 ADC0809:inst3|p2~1436 ADC0809:inst3|reduce_or~174 ADC0809:inst3|count1[2]~425 ADC0809:inst3|count1[2]~426 hd7279:inst|data_tmp[7]~3773 hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "16.690 ns" { ADC0809:inst3|regl[4] ADC0809:inst3|p2~1420 ADC0809:inst3|p2~1421 ADC0809:inst3|p2~1423 ADC0809:inst3|add~2942 ADC0809:inst3|temp2[5]~1549 ADC0809:inst3|temp2[5]~1550 ADC0809:inst3|p2~1444 ADC0809:inst3|p2~1436 ADC0809:inst3|reduce_or~174 ADC0809:inst3|count1[2]~425 ADC0809:inst3|count1[2]~426 hd7279:inst|data_tmp[7]~3773 hd7279:inst|data_tmp[4] } { 0.000ns 0.810ns 0.717ns 0.699ns 1.587ns 0.182ns 0.412ns 1.319ns 0.417ns 0.438ns 1.935ns 0.340ns 1.566ns 0.423ns } { 0.000ns 0.590ns 0.590ns 0.442ns 0.590ns 0.114ns 0.442ns 0.590ns 0.442ns 0.442ns 0.590ns 0.114ns 0.590ns 0.309ns } } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.616 ns" { clk hd7279:inst|t hd7279:inst|data_tmp[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "8.616 ns" { clk clk~out0 hd7279:inst|t hd7279:inst|data_tmp[4] } { 0.000ns 0.000ns 0.997ns 4.504ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.940 ns" { clk ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.940 ns" { clk clk~out0 ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } { 0.000ns 0.000ns 1.030ns 4.322ns 4.135ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "hd7279:inst\|data_tmp\[6\] key7279 clk 4.108 ns register " "Info: tsu for register \"hd7279:inst\|data_tmp\[6\]\" (data pin = \"key7279\", clock pin = \"clk\") is 4.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.687 ns + Longest pin register " "Info: + Longest pin to register delay is 12.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key7279 1 PIN PIN_159 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_159; Fanout = 6; PIN Node = 'key7279'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { key7279 } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 432 -24 144 448 "key7279" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.076 ns) + CELL(0.590 ns) 10.135 ns hd7279:inst\|seg_cnt\[2\]~3 2 COMB LC_X30_Y10_N9 10 " "Info: 2: + IC(8.076 ns) + CELL(0.590 ns) = 10.135 ns; Loc. = LC_X30_Y10_N9; Fanout = 10; COMB Node = 'hd7279:inst\|seg_cnt\[2\]~3'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.666 ns" { key7279 hd7279:inst|seg_cnt[2]~3 } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(0.867 ns) 12.687 ns hd7279:inst\|data_tmp\[6\] 3 REG LC_X32_Y9_N8 1 " "Info: 3: + IC(1.685 ns) + CELL(0.867 ns) = 12.687 ns; Loc. = LC_X32_Y9_N8; Fanout = 1; REG Node = 'hd7279:inst\|data_tmp\[6\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "2.552 ns" { hd7279:inst|seg_cnt[2]~3 hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.926 ns ( 23.06 % ) " "Info: Total cell delay = 2.926 ns ( 23.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.761 ns ( 76.94 % ) " "Info: Total interconnect delay = 9.761 ns ( 76.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.687 ns" { key7279 hd7279:inst|seg_cnt[2]~3 hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.687 ns" { key7279 key7279~out0 hd7279:inst|seg_cnt[2]~3 hd7279:inst|data_tmp[6] } { 0.000ns 0.000ns 8.076ns 1.685ns } { 0.000ns 1.469ns 0.590ns 0.867ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.616 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 8.616 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 99; CLK Node = 'clk'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { clk } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 240 -88 80 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.935 ns) 3.401 ns hd7279:inst\|t 2 REG LC_X37_Y13_N5 45 " "Info: 2: + IC(0.997 ns) + CELL(0.935 ns) = 3.401 ns; Loc. = LC_X37_Y13_N5; Fanout = 45; REG Node = 'hd7279:inst\|t'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.932 ns" { clk hd7279:inst|t } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.504 ns) + CELL(0.711 ns) 8.616 ns hd7279:inst\|data_tmp\[6\] 3 REG LC_X32_Y9_N8 1 " "Info: 3: + IC(4.504 ns) + CELL(0.711 ns) = 8.616 ns; Loc. = LC_X32_Y9_N8; Fanout = 1; REG Node = 'hd7279:inst\|data_tmp\[6\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.215 ns" { hd7279:inst|t hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "hd7279.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/hd7279.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 36.15 % ) " "Info: Total cell delay = 3.115 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 63.85 % ) " "Info: Total interconnect delay = 5.501 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.616 ns" { clk hd7279:inst|t hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "8.616 ns" { clk clk~out0 hd7279:inst|t hd7279:inst|data_tmp[6] } { 0.000ns 0.000ns 0.997ns 4.504ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.687 ns" { key7279 hd7279:inst|seg_cnt[2]~3 hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.687 ns" { key7279 key7279~out0 hd7279:inst|seg_cnt[2]~3 hd7279:inst|data_tmp[6] } { 0.000ns 0.000ns 8.076ns 1.685ns } { 0.000ns 1.469ns 0.590ns 0.867ns } } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "8.616 ns" { clk hd7279:inst|t hd7279:inst|data_tmp[6] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "8.616 ns" { clk clk~out0 hd7279:inst|t hd7279:inst|data_tmp[6] } { 0.000ns 0.000ns 0.997ns 4.504ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[4\] ADC0809:inst3\|regl\[4\] 18.870 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[4\]\" through register \"ADC0809:inst3\|regl\[4\]\" is 18.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.940 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 99 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 99; CLK Node = 'clk'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { clk } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 240 -88 80 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.935 ns) 3.434 ns ADC0809:inst3\|t 2 REG LC_X15_Y13_N4 8 " "Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X15_Y13_N4; Fanout = 8; REG Node = 'ADC0809:inst3\|t'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "1.965 ns" { clk ADC0809:inst3|t } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.322 ns) + CELL(0.935 ns) 8.691 ns ADC0809:inst3\|current_state.st6 3 REG LC_X8_Y13_N9 10 " "Info: 3: + IC(4.322 ns) + CELL(0.935 ns) = 8.691 ns; Loc. = LC_X8_Y13_N9; Fanout = 10; REG Node = 'ADC0809:inst3\|current_state.st6'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.257 ns" { ADC0809:inst3|t ADC0809:inst3|current_state.st6 } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.135 ns) + CELL(0.114 ns) 12.940 ns ADC0809:inst3\|regl\[4\] 4 REG LC_X29_Y6_N3 22 " "Info: 4: + IC(4.135 ns) + CELL(0.114 ns) = 12.940 ns; Loc. = LC_X29_Y6_N3; Fanout = 22; REG Node = 'ADC0809:inst3\|regl\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "4.249 ns" { ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.453 ns ( 26.68 % ) " "Info: Total cell delay = 3.453 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.487 ns ( 73.32 % ) " "Info: Total interconnect delay = 9.487 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.940 ns" { clk ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.940 ns" { clk clk~out0 ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } { 0.000ns 0.000ns 1.030ns 4.322ns 4.135ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.930 ns + Longest register pin " "Info: + Longest register to pin delay is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC0809:inst3\|regl\[4\] 1 REG LC_X29_Y6_N3 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y6_N3; Fanout = 22; REG Node = 'ADC0809:inst3\|regl\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "" { ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "adc0809.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/888-8/888-2/adc0809.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.822 ns) + CELL(2.108 ns) 5.930 ns q\[4\] 2 PIN PIN_207 0 " "Info: 2: + IC(3.822 ns) + CELL(2.108 ns) = 5.930 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'q\[4\]'" {  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.930 ns" { ADC0809:inst3|regl[4] q[4] } "NODE_NAME" } "" } } { "8.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/888-8/888-2/8.bdf" { { 568 560 736 584 "q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 35.55 % ) " "Info: Total cell delay = 2.108 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.822 ns ( 64.45 % ) " "Info: Total interconnect delay = 3.822 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.930 ns" { ADC0809:inst3|regl[4] q[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "5.930 ns" { ADC0809:inst3|regl[4] q[4] } { 0.000ns 3.822ns } { 0.000ns 2.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "12.940 ns" { clk ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "12.940 ns" { clk clk~out0 ADC0809:inst3|t ADC0809:inst3|current_state.st6 ADC0809:inst3|regl[4] } { 0.000ns 0.000ns 1.030ns 4.322ns 4.135ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.114ns } } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "" { Report "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Report_Window_01.qrpt" "Compiler" "8" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/888-8/888-2/db/8.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/888-8/888-2/" "" "5.930 ns" { ADC0809:inst3|regl[4] q[4] } "NODE_NAME" } "" } } { "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "f:/altera.quartus.ii.v5.1.sp2-lz0/quartus51sp2/quartus51sp2/bin/Technology_Viewer.qrui" "5.930 ns" { ADC0809:inst3|regl[4] q[4] } { 0.000ns 3.822ns } { 0.000ns 2.108ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -