📄 test.v
字号:
`timescale 1s/1smodule test;reg clk,reset;wire agreen,ayellow,ared,bgreen,byellow,bred; parameter cycle=1;trafficlight light(.agreen(agreen),.ayellow(ayellow),.ared(ared),.bgreen(bgreen),.byellow(byellow),.bred(bred),.clk(clk),.reset(reset));initial begin clk=0; reset=1; #cycle reset=0; endalways #cycle clk=~clk;endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -