tst1.pcf

Verilog编程

SCHEMATIC START ;
// created by map version G.23 on Tue May 08 22:45:13 2007 
COMP "clk" LOCATE =  SITE "P79" LEVEL 1; 
COMP "out" LOCATE =  SITE "P102" LEVEL 1; 
SCHEMATIC END ;