📄 dds4.bld

📁 Verilog编程

💻 BLD

字号:

Release 6.1i - ngdbuild G.23Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.Command Line: ngdbuild -intstyle ise -dd e:\fpga_program\ise6.1\tst/_ngo -i -p
xc3s400-pq208-4 dds4.ngc dds4.ngd Reading NGO file "E:/fpga_program/ise6.1/tst/dds4.ngc" ...Reading component libraries for design expansion...Launcher: "rom1.ngo" is up to date.Loading design module "e:\fpga_program\ise6.1\tst\_ngo\rom1.ngo"...blkmemsp_v5_0, Coregen 6.1.03iblkmemsp_v5_0, Coregen 6.1.03iblkmemsp_v5_0, Coregen 6.1.03iblkmemsp_v5_0, Coregen 6.1.03iblkmemsp_v5_0, Coregen 6.1.03iblkmemsp_v5_0, Coregen 6.1.03iChecking timing specifications ...Checking expanded design ...NGDBUILD Design Results Summary:  Number of errors:     0  Number of warnings:   0Total memory usage is 43836 kilobytesWriting NGD file "dds4.ngd" ...Writing NGDBUILD log file "dds4.bld"...

⌨️ 快捷键说明

复制代码 Ctrl + C

搜索代码 Ctrl + F

全屏模式 F11

切换主题 Ctrl + Shift + D

显示快捷键 ?

增大字号 Ctrl + =

减小字号 Ctrl + -