ps2tolcd.map.eqn

ps/2键盘输入

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--A1L121Q is lcd_e~reg0
--operation mode is normal

A1L121Q_lut_out = !A1L121Q & (rst);
A1L121Q = DFFEAS(A1L121Q_lut_out, !clkdiv, VCC, , , , , , );


--A1L321Q is lcd_rs~reg0
--operation mode is normal

A1L321Q_lut_out = state.WRITERAM # A1L321Q & (A1L2 # !state.IDLE);
A1L321Q = DFFEAS(A1L321Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L68Q is data[0]~reg0
--operation mode is normal

A1L68Q_lut_out = A1L6 # A1L68Q & (A1L2 # !state.IDLE);
A1L68Q = DFFEAS(A1L68Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L88Q is data[1]~reg0
--operation mode is normal

A1L88Q_lut_out = A1L8 # A1L88Q & (A1L2 # !state.IDLE);
A1L88Q = DFFEAS(A1L88Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L09Q is data[2]~reg0
--operation mode is normal

A1L09Q_lut_out = A1L11 # A1L09Q & A1L2;
A1L09Q = DFFEAS(A1L09Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L29Q is data[3]~reg0
--operation mode is normal

A1L29Q_lut_out = A1L31 # A1L29Q & (A1L2 # !state.IDLE);
A1L29Q = DFFEAS(A1L29Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L49Q is data[4]~reg0
--operation mode is normal

A1L49Q_lut_out = A1L41 # A1L49Q & (A1L2 # !state.IDLE);
A1L49Q = DFFEAS(A1L49Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L69Q is data[5]~reg0
--operation mode is normal

A1L69Q_lut_out = state.SETFUNCTION # A1L51 # A1L69Q & A1L2;
A1L69Q = DFFEAS(A1L69Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L89Q is data[6]~reg0
--operation mode is normal

A1L89Q_lut_out = A1L61 # state.SETDDRAM & A1L71 & !A1L63;
A1L89Q = DFFEAS(A1L89Q_lut_out, clk_int, VCC, , rst, , , , );


--A1L001Q is data[7]~reg0
--operation mode is normal

A1L001Q_lut_out = A1L81 # A1L91 # data_in_buf[7] & state.WRITERAM;
A1L001Q = DFFEAS(A1L001Q_lut_out, clk_int, VCC, , rst, , , , );


--clkdiv is clkdiv
--operation mode is normal

clkdiv_lut_out = !clkdiv & (rst);
clkdiv = DFFEAS(clkdiv_lut_out, A1L921, VCC, , , , , , );


--state.WRITERAM is state.WRITERAM
--operation mode is normal

state.WRITERAM_lut_out = A1L81;
state.WRITERAM = DFFEAS(state.WRITERAM_lut_out, clk_int, rst, , , , , , );


--state.SETDDRAM is state.SETDDRAM
--operation mode is normal

state.SETDDRAM_lut_out = state.SETMODE;
state.SETDDRAM = DFFEAS(state.SETDDRAM_lut_out, clk_int, rst, , , , , , );


--count[5] is count[5]
--operation mode is normal

count[5]_lut_out = A1L02 & A1L73 & (A1L1 # !count[6]);
count[5] = DFFEAS(count[5]_lut_out, clk_int, VCC, , A1L38, , , , );


--count[3] is count[3]
--operation mode is normal

count[3]_lut_out = A1L22 & A1L73 & (A1L1 # !count[6]);
count[3] = DFFEAS(count[3]_lut_out, clk_int, VCC, , A1L38, , , , );


--A1L43 is always4~204
--operation mode is normal

A1L43 = !count[5] & !count[3];


--count[0] is count[0]
--operation mode is normal

count[0]_lut_out = A1L63 & A1L42 # !A1L63 & (A1L83 & A1L42 # !A1L83 & (A1L33));
count[0] = DFFEAS(count[0]_lut_out, clk_int, VCC, , A1L38, , , , );


--count[2] is count[2]
--operation mode is normal

count[2]_lut_out = A1L62 & A1L73 & (A1L1 # !count[6]);
count[2] = DFFEAS(count[2]_lut_out, clk_int, VCC, , A1L38, , , , );


--count[1] is count[1]
--operation mode is normal

count[1]_lut_out = A1L82 & A1L73 & (A1L1 # !count[6]);
count[1] = DFFEAS(count[1]_lut_out, clk_int, VCC, , A1L38, , , , );


--A1L53 is always4~205
--operation mode is normal

A1L53 = A1L43 & !count[0] & !count[2] & !count[1];


--A1L131 is reduce_or~60
--operation mode is normal

A1L131 = data_in_buf[7] # data_in_buf[6];


--A1L231 is reduce_or~61
--operation mode is normal

A1L231 = data_in_buf[2] # data_in_buf[1] # data_in_buf[0] # !data_in_buf[3];


--A1L031 is reduce_or~0
--operation mode is normal

A1L031 = A1L131 # data_in_buf[5] # data_in_buf[4] # A1L231;


--count[4] is count[4]
--operation mode is normal

count[4]_lut_out = A1L03 & A1L73 & (A1L1 # !count[6]);
count[4] = DFFEAS(count[4]_lut_out, clk_int, VCC, , A1L38, , , , );


--count[6] is count[6]
--operation mode is normal

count[6]_lut_out = A1L63 & A1L23 # !A1L63 & (A1L83 & A1L23 # !A1L83 & (A1L33));
count[6] = DFFEAS(count[6]_lut_out, clk_int, VCC, , A1L38, , , , );


--A1L33 is always4~1
--operation mode is normal

A1L33 = A1L53 & A1L031 & count[4] & !count[6];


--A1L63 is always4~206
--operation mode is normal

A1L63 = A1L031 & !count[5] & !count[6] & !count[4];


--A1L73 is always4~207
--operation mode is normal

A1L73 = A1L031 & (!count[5] & !count[4]);


--A1L83 is always4~208
--operation mode is normal

A1L83 = count[6] & A1L73 & (count[4] # !A1L53);


--A1L2 is Select~1049
--operation mode is normal

A1L2 = state.SETDDRAM & !A1L33 & !A1L63 & !A1L83;


--state.IDLE is state.IDLE
--operation mode is normal

state.IDLE_lut_out = !state.SHIFT;
state.IDLE = DFFEAS(state.IDLE_lut_out, clk_int, rst, , , , , , );


--clk_int is clk_int
--operation mode is normal

clk_int_lut_out = !clk_int & (rst);
clk_int = DFFEAS(clk_int_lut_out, clkdiv, VCC, , , , , , );


--A1L1 is LessThan~184
--operation mode is normal

A1L1 = count[4] # !A1L53;


--A1L3 is Select~1051
--operation mode is normal

A1L3 = state.SETDDRAM & count[6] & A1L73 & A1L1;


--A1L4 is Select~1052
--operation mode is normal

A1L4 = state.SETDDRAM & A1L73 & (!count[6]);


--state.CLEAR is state.CLEAR
--operation mode is normal

state.CLEAR_lut_out = A1L2;
state.CLEAR = DFFEAS(state.CLEAR_lut_out, clk_int, rst, , , , , , );


--A1L5 is Select~1053
--operation mode is normal

A1L5 = state.CLEAR # data_in_buf[0] & state.WRITERAM;


--A1L6 is Select~1054
--operation mode is normal

A1L6 = A1L5 # count[0] & (A1L3 # A1L4);


--state.SETMODE is state.SETMODE
--operation mode is normal

state.SETMODE_lut_out = state.CLEAR # state.SWITCHMODE;
state.SETMODE = DFFEAS(state.SETMODE_lut_out, clk_int, rst, , , , , , );


--A1L7 is Select~1056
--operation mode is normal

A1L7 = state.SETMODE # data_in_buf[1] & state.WRITERAM;


--A1L8 is Select~1057
--operation mode is normal

A1L8 = A1L7 # count[1] & (A1L3 # A1L4);


--A1L9 is Select~1059
--operation mode is normal

A1L9 = data_in_buf[2] & (state.WRITERAM # A1L09Q & !state.IDLE) # !data_in_buf[2] & (A1L09Q & !state.IDLE);


--state.SWITCHMODE is state.SWITCHMODE
--operation mode is normal

state.SWITCHMODE_lut_out = state.SETFUNCTION;
state.SWITCHMODE = DFFEAS(state.SWITCHMODE_lut_out, clk_int, rst, , , , , , );


--state.SETFUNCTION is state.SETFUNCTION
--operation mode is normal

state.SETFUNCTION_lut_out = !state.IDLE & !flag;
state.SETFUNCTION = DFFEAS(state.SETFUNCTION_lut_out, clk_int, rst, , , , , , );


--A1L01 is Select~1060
--operation mode is normal

A1L01 = state.SETMODE # A1L9 # state.SWITCHMODE # state.SETFUNCTION;


--A1L11 is Select~1061
--operation mode is normal

A1L11 = A1L01 # count[2] & (A1L3 # A1L4);


--A1L21 is Select~1063
--operation mode is normal

A1L21 = state.SWITCHMODE # state.SETFUNCTION # data_in_buf[3] & state.WRITERAM;


--A1L31 is Select~1064
--operation mode is normal

A1L31 = A1L21 # count[3] & (A1L3 # A1L4);


--state.SHIFT is state.SHIFT
--operation mode is normal

state.SHIFT_lut_out = state.WRITERAM # flag & (!state.IDLE);
state.SHIFT = DFFEAS(state.SHIFT_lut_out, clk_int, rst, , , , , , );


--A1L41 is Select~1066
--operation mode is normal

A1L41 = state.SETFUNCTION # state.SHIFT # data_in_buf[4] & state.WRITERAM;


--A1L51 is Select~1068
--operation mode is normal

A1L51 = data_in_buf[5] & (state.WRITERAM # A1L69Q & !state.IDLE) # !data_in_buf[5] & (A1L69Q & !state.IDLE);


--A1L61 is Select~1070
--operation mode is normal

A1L61 = data_in_buf[6] & (state.WRITERAM # A1L89Q & !state.IDLE) # !data_in_buf[6] & (A1L89Q & !state.IDLE);


--A1L71 is Select~1071
--operation mode is normal

A1L71 = A1L89Q # A1L33 # A1L83;


--A1L81 is Select~1073
--operation mode is normal

A1L81 = state.SETDDRAM & (A1L33 # A1L63 # A1L83);


--A1L91 is Select~1074
--operation mode is normal

A1L91 = A1L001Q & (state.SETDDRAM # !state.IDLE);


--clkcnt[0] is clkcnt[0]
--operation mode is arithmetic

clkcnt[0]_lut_out = !clkcnt[0];
clkcnt[0] = DFFEAS(clkcnt[0]_lut_out, clk, VCC, , , , , A1L27, );

--A1L34 is clkcnt[0]~342
--operation mode is arithmetic

A1L34 = CARRY(clkcnt[0]);


--clkcnt[1] is clkcnt[1]
--operation mode is arithmetic

clkcnt[1]_carry_eqn = A1L34;
clkcnt[1]_lut_out = clkcnt[1] $ (clkcnt[1]_carry_eqn);
clkcnt[1] = DFFEAS(clkcnt[1]_lut_out, clk, VCC, , , , , A1L27, );

--A1L54 is clkcnt[1]~346
--operation mode is arithmetic

A1L54 = CARRY(!A1L34 # !clkcnt[1]);


--clkcnt[2] is clkcnt[2]
--operation mode is arithmetic

clkcnt[2]_carry_eqn = A1L54;
clkcnt[2]_lut_out = clkcnt[2] $ (!clkcnt[2]_carry_eqn);
clkcnt[2] = DFFEAS(clkcnt[2]_lut_out, clk, VCC, , , , , A1L27, );

--A1L74 is clkcnt[2]~350
--operation mode is arithmetic

A1L74 = CARRY(clkcnt[2] & (!A1L54));


--clkcnt[3] is clkcnt[3]
--operation mode is arithmetic

clkcnt[3]_carry_eqn = A1L74;
clkcnt[3]_lut_out = clkcnt[3] $ (clkcnt[3]_carry_eqn);
clkcnt[3] = DFFEAS(clkcnt[3]_lut_out, clk, VCC, , , , , A1L27, );

--A1L94 is clkcnt[3]~354
--operation mode is arithmetic

A1L94 = CARRY(!A1L74 # !clkcnt[3]);


--A1L521 is reduce_nor~107
--operation mode is normal

A1L521 = clkcnt[0] # clkcnt[1] # clkcnt[2] # clkcnt[3];


--clkcnt[4] is clkcnt[4]
--operation mode is arithmetic

clkcnt[4]_carry_eqn = A1L94;
clkcnt[4]_lut_out = clkcnt[4] $ (!clkcnt[4]_carry_eqn);
clkcnt[4] = DFFEAS(clkcnt[4]_lut_out, clk, VCC, , , , , A1L27, );

--A1L15 is clkcnt[4]~358
--operation mode is arithmetic