⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 threeflift.tan.rpt

📁 电梯控制器的设计与分析---控制器的层数为三层,,电梯到达有停站请求的楼层
💻 RPT
📖 第 1 页 / 共 3 页
字号:
Classic Timing Analyzer report for THREEFLIFT
Thu Sep 28 10:11:24 2006
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'LIFTCLK'
  6. Clock Setup: 'BUTTONCLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From              ; To                ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 11.200 ns                                      ; RESET             ; \CTRLIFT:POS[1]   ; --         ; LIFTCLK   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.200 ns                                      ; UDSIG~reg0        ; UDSIG             ; LIFTCLK    ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.200 ns                                      ; STOP1BUTTON       ; STOPLIGHT[1]~reg0 ; --         ; BUTTONCLK ; 0            ;
; Clock Setup: 'LIFTCLK'       ; N/A   ; None          ; 104.17 MHz ( period = 9.600 ns )               ; POSITION[0]~reg0  ; MYLIFT.doorclose  ; LIFTCLK    ; LIFTCLK   ; 0            ;
; Clock Setup: 'BUTTONCLK'     ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; STOPLIGHT[3]~reg0 ; STOPLIGHT[3]~reg0 ; BUTTONCLK  ; BUTTONCLK ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                   ;                   ;            ;           ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------+-------------------+------------+-----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1K30TC144-3      ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; LIFTCLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; BUTTONCLK       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'LIFTCLK'                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 104.17 MHz ( period = 9.600 ns )               ; POSITION[0]~reg0 ; MYLIFT.doorclose ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.500 ns                ;
; N/A   ; 105.26 MHz ( period = 9.500 ns )               ; \CTRLIFT:POS[1]  ; MYLIFT.doorclose ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.400 ns                ;
; N/A   ; 106.38 MHz ( period = 9.400 ns )               ; POSITION[1]~reg0 ; MYLIFT.doorclose ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.300 ns                ;
; N/A   ; 107.53 MHz ( period = 9.300 ns )               ; \CTRLIFT:POS[1]  ; CLEARUP          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.200 ns                ;
; N/A   ; 107.53 MHz ( period = 9.300 ns )               ; \CTRLIFT:POS[1]  ; CLEARDN          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.200 ns                ;
; N/A   ; 109.89 MHz ( period = 9.100 ns )               ; UDSIG~reg0       ; MYLIFT.doorclose ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 109.89 MHz ( period = 9.100 ns )               ; POSITION[1]~reg0 ; UDSIG~reg0       ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 8.000 ns                ;
; N/A   ; 112.36 MHz ( period = 8.900 ns )               ; POSITION[0]~reg0 ; UDSIG~reg0       ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.800 ns                ;
; N/A   ; 113.64 MHz ( period = 8.800 ns )               ; POSITION[0]~reg0 ; MYLIFT.up        ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.700 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; UDSIG~reg0       ; MYLIFT.up        ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; POSITION[0]~reg0 ; CLEARUP          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A   ; 117.65 MHz ( period = 8.500 ns )               ; POSITION[0]~reg0 ; CLEARDN          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.400 ns                ;
; N/A   ; 123.46 MHz ( period = 8.100 ns )               ; POSITION[0]~reg0 ; MYLIFT.down      ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 7.000 ns                ;
; N/A   ; 128.21 MHz ( period = 7.800 ns )               ; UDSIG~reg0       ; MYLIFT.down      ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 6.700 ns                ;
; N/A   ; 129.87 MHz ( period = 7.700 ns )               ; POSITION[1]~reg0 ; MYLIFT.up        ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 6.600 ns                ;
; N/A   ; 133.33 MHz ( period = 7.500 ns )               ; \CTRLIFT:POS[1]  ; MYLIFT.stop      ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 6.400 ns                ;
; N/A   ; 140.85 MHz ( period = 7.100 ns )               ; POSITION[1]~reg0 ; CLEARDN          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 6.000 ns                ;
; N/A   ; 166.67 MHz ( period = 6.000 ns )               ; POSITION[0]~reg0 ; MYLIFT.stop      ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 4.900 ns                ;
; N/A   ; 192.31 MHz ( period = 5.200 ns )               ; UDSIG~reg0       ; CLEARUP          ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 4.100 ns                ;
; N/A   ; 196.08 MHz ( period = 5.100 ns )               ; MYLIFT.down      ; POSITION[0]~reg0 ; LIFTCLK    ; LIFTCLK  ; None                        ; None                      ; 4.000 ns                ;

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -