dds.tan.summary

基于飓风1 fpga 和stc单片机的dds信号源 程序是自己些的 能用 最大频率是2M

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.705 ns
From           : fre[6]
To             : receive_f:inst4|qtemp[14]
From Clock     : --
To Clock       : mcuclk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.827 ns
From           : sine_rom:inst|altsyncram:altsyncram_component|altsyncram_lu21:auto_generated|q_a[3]
To             : da[3]
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.124 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.173 ns
From           : altera_internal_jtag
To             : sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 130.11 MHz ( period = 7.686 ns )
From           : sld_hub:sld_hub_inst|jtag_debug_mode_usr1
To             : sld_hub:sld_hub_inst|hub_tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : N/A
Required Time  : None
Actual Time    : 145.94 MHz ( period = 6.852 ns )
From           : sine_rom:inst|altsyncram:altsyncram_component|altsyncram_lu21:auto_generated|q_a[1]
To             : sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'mcuclk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 275.03 MHz ( period = 3.636 ns )
From           : receive_f:inst4|count.11
To             : receive_f:inst4|qout[5]
From Clock     : mcuclk
To Clock       : mcuclk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------