wogodiv.fit.eqn

VHDL编写的万年历,已在实验箱上验证,目标芯片EP1C3T144C8

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--a is a at LC_X23_Y7_N5
--operation mode is normal

a_lut_out = A1L98 $ (a);
a = DFFEAS(a_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[24] is q[24] at LC_X22_Y5_N9
--operation mode is normal

q[24]_lut_out = !A1L98 & A1L2;
q[24] = DFFEAS(q[24]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[21] is q[21] at LC_X23_Y7_N4
--operation mode is normal

q[21]_lut_out = A1L3 & !A1L98;
q[21] = DFFEAS(q[21]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[22] is q[22] at LC_X21_Y5_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[22]_lut_out = GND;
q[22] = DFFEAS(q[22]_lut_out, GLOBAL(CLK), VCC, , , A1L8, , , VCC);


--A1L99 is rtl~206 at LC_X22_Y5_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[23]_qfbk = q[23];
A1L99 = q[24] & q[21] & !q[23]_qfbk & !q[22];

--q[23] is q[23] at LC_X22_Y5_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[23] = DFFEAS(A1L99, GLOBAL(CLK), VCC, , , A1L5, , , VCC);


--q[20] is q[20] at LC_X21_Y6_N0
--operation mode is normal

q[20]_lut_out = !A1L98 & (A1L11);
q[20] = DFFEAS(q[20]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[18] is q[18] at LC_X21_Y6_N9
--operation mode is normal

q[18]_lut_out = A1L17;
q[18] = DFFEAS(q[18]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[17] is q[17] at LC_X21_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[17]_lut_out = GND;
q[17] = DFFEAS(q[17]_lut_out, GLOBAL(CLK), VCC, , , A1L20, , , VCC);


--A1L100 is rtl~207 at LC_X21_Y6_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[19]_qfbk = q[19];
A1L100 = !q[18] & !q[17] & !q[19]_qfbk & q[20];

--q[19] is q[19] at LC_X21_Y6_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[19] = DFFEAS(A1L100, GLOBAL(CLK), VCC, , , A1L14, , , VCC);


--q[16] is q[16] at LC_X21_Y6_N7
--operation mode is normal

q[16]_lut_out = !A1L98 & A1L23;
q[16] = DFFEAS(q[16]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[13] is q[13] at LC_X21_Y6_N1
--operation mode is normal

q[13]_lut_out = !A1L98 & A1L25;
q[13] = DFFEAS(q[13]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[14] is q[14] at LC_X20_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[14]_lut_out = GND;
q[14] = DFFEAS(q[14]_lut_out, GLOBAL(CLK), VCC, , , A1L31, , , VCC);


--A1L101 is rtl~208 at LC_X21_Y6_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[15]_qfbk = q[15];
A1L101 = q[16] & !q[14] & !q[15]_qfbk & q[13];

--q[15] is q[15] at LC_X21_Y6_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[15] = DFFEAS(A1L101, GLOBAL(CLK), VCC, , , A1L28, , , VCC);


--q[11] is q[11] at LC_X21_Y6_N2
--operation mode is normal

q[11]_lut_out = !A1L98 & A1L34;
q[11] = DFFEAS(q[11]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[10] is q[10] at LC_X21_Y6_N4
--operation mode is normal

q[10]_lut_out = !A1L98 & A1L36;
q[10] = DFFEAS(q[10]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[9] is q[9] at LC_X24_Y6_N2
--operation mode is normal

q[9]_lut_out = A1L42;
q[9] = DFFEAS(q[9]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--A1L102 is rtl~209 at LC_X21_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[12]_qfbk = q[12];
A1L102 = q[11] & q[10] & !q[12]_qfbk & !q[9];

--q[12] is q[12] at LC_X21_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[12] = DFFEAS(A1L102, GLOBAL(CLK), VCC, , , A1L39, , , VCC);


--A1L103 is rtl~210 at LC_X21_Y6_N6
--operation mode is normal

A1L103 = A1L99 & A1L102 & A1L100 & A1L101;


--q[6] is q[6] at LC_X23_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[6]_lut_out = GND;
q[6] = DFFEAS(q[6]_lut_out, GLOBAL(CLK), VCC, , , A1L48, , , VCC);


--q[5] is q[5] at LC_X23_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[5]_lut_out = GND;
q[5] = DFFEAS(q[5]_lut_out, GLOBAL(CLK), VCC, , , A1L50, , , VCC);


--q[8] is q[8] at LC_X23_Y7_N8
--operation mode is normal

q[8]_lut_out = A1L53 & (!A1L98);
q[8] = DFFEAS(q[8]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--A1L104 is rtl~211 at LC_X23_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[7]_qfbk = q[7];
A1L104 = q[6] & !q[8] & q[7]_qfbk & q[5];

--q[7] is q[7] at LC_X23_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[7] = DFFEAS(A1L104, GLOBAL(CLK), VCC, , , A1L45, , , VCC);


--q[3] is q[3] at LC_X23_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[3]_lut_out = GND;
q[3] = DFFEAS(q[3]_lut_out, GLOBAL(CLK), VCC, , , A1L62, , , VCC);


--q[2] is q[2] at LC_X22_Y7_N0
--operation mode is normal

q[2]_lut_out = A1L65;
q[2] = DFFEAS(q[2]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--q[1] is q[1] at LC_X24_Y7_N2
--operation mode is normal

q[1]_lut_out = A1L68;
q[1] = DFFEAS(q[1]_lut_out, GLOBAL(CLK), VCC, , , , , , );


--A1L105 is rtl~212 at LC_X22_Y7_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[4]_qfbk = q[4];
A1L105 = q[3] & q[1] & q[4]_qfbk & q[2];

--q[4] is q[4] at LC_X22_Y7_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[4] = DFFEAS(A1L105, GLOBAL(CLK), VCC, , , A1L59, , , VCC);


--A1L98 is rtl~0 at LC_X22_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[0]_qfbk = q[0];
A1L98 = A1L104 & A1L103 & q[0]_qfbk & A1L105;

--q[0] is q[0] at LC_X22_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

q[0] = DFFEAS(A1L98, GLOBAL(CLK), VCC, , , A1L56, , , VCC);


--A1L2 is add~376 at LC_X22_Y5_N7
--operation mode is normal

A1L2_carry_eqn = (!A1L4 & A1L6) # (A1L4 & A1L7);
A1L2 = q[24] $ (!A1L2_carry_eqn);


--A1L3 is add~381 at LC_X22_Y5_N4
--operation mode is arithmetic

A1L3_carry_eqn = (!A1L24 & A1L12) # (A1L24 & A1L13);
A1L3 = q[21] $ A1L3_carry_eqn;

--A1L4 is add~383 at LC_X22_Y5_N4
--operation mode is arithmetic

A1L4 = CARRY(!A1L13 # !q[21]);


--A1L5 is add~386 at LC_X22_Y5_N6
--operation mode is arithmetic

A1L5_carry_eqn = (!A1L4 & A1L9) # (A1L4 & A1L10);
A1L5 = q[23] $ A1L5_carry_eqn;

--A1L6 is add~388 at LC_X22_Y5_N6
--operation mode is arithmetic

A1L6_cout_0 = !A1L9 # !q[23];
A1L6 = CARRY(A1L6_cout_0);

--A1L7 is add~388COUT1_520 at LC_X22_Y5_N6
--operation mode is arithmetic

A1L7_cout_1 = !A1L10 # !q[23];
A1L7 = CARRY(A1L7_cout_1);


--A1L8 is add~391 at LC_X22_Y5_N5
--operation mode is arithmetic

A1L8_carry_eqn = A1L4;
A1L8 = q[22] $ !A1L8_carry_eqn;

--A1L9 is add~393 at LC_X22_Y5_N5
--operation mode is arithmetic

A1L9_cout_0 = q[22] & !A1L4;
A1L9 = CARRY(A1L9_cout_0);

--A1L10 is add~393COUT1_519 at LC_X22_Y5_N5
--operation mode is arithmetic

A1L10_cout_1 = q[22] & !A1L4;
A1L10 = CARRY(A1L10_cout_1);


--A1L11 is add~396 at LC_X22_Y5_N3
--operation mode is arithmetic

A1L11_carry_eqn = (!A1L24 & A1L15) # (A1L24 & A1L16);
A1L11 = q[20] $ !A1L11_carry_eqn;

--A1L12 is add~398 at LC_X22_Y5_N3
--operation mode is arithmetic

A1L12_cout_0 = q[20] & !A1L15;
A1L12 = CARRY(A1L12_cout_0);

--A1L13 is add~398COUT1_518 at LC_X22_Y5_N3
--operation mode is arithmetic

A1L13_cout_1 = q[20] & !A1L16;
A1L13 = CARRY(A1L13_cout_1);


--A1L14 is add~401 at LC_X22_Y5_N2
--operation mode is arithmetic

A1L14_carry_eqn = (!A1L24 & A1L18) # (A1L24 & A1L19);
A1L14 = q[19] $ (A1L14_carry_eqn);

--A1L15 is add~403 at LC_X22_Y5_N2
--operation mode is arithmetic

A1L15_cout_0 = !A1L18 # !q[19];
A1L15 = CARRY(A1L15_cout_0);

--A1L16 is add~403COUT1_517 at LC_X22_Y5_N2
--operation mode is arithmetic

A1L16_cout_1 = !A1L19 # !q[19];
A1L16 = CARRY(A1L16_cout_1);