state machine design techniques for verilog and vhdl.pdf

状态机资料,状态机是FPGA设计的常用方法,资源多多共享,不亦乐乎!