mc8051_core_struc.msg

8051IP内核的源码

@TM:1178208288
@N:  :"":0:0:0:-1|Writing default property annotation file D:\CNU\Paper\mc8051_design\synpl\rev_1\mc8051_core_struc.map.
@TM:1178208287
@N: FX164 :"":0:0:0:-1|The option to pack flops in the IOB has not been specified 
@TM:1178208289
@N: MT195 :"":0:0:0:-1|This timing report estimates place and route data. Please look at the place and route timing report for final timing..
@N: MT197 :"":0:0:0:-1|Clock constraints cover only FF-to-FF paths associated with the clock..
@TM:1178208236
@N:  :"d:\cnu\paper\mc8051_design\vhdl\addsub_core_.vhd":76:7:76:17|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\addsub_core_struc.vhd":71:9:71:12|M
@W: CL162 :"d:\cnu\paper\mc8051_design\vhdl\addsub_core_struc.vhd":71:9:71:12|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\addsub_cy_.vhd":72:7:72:15|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\addsub_ovcy_.vhd":72:7:72:17|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\alucore_.vhd":73:7:73:13|M
@TM:1178208244
@N: MF179 :"d:\cnu\paper\mc8051_design\vhdl\alucore_rtl.vhd":136:9:136:23|M
@TM:1178208236
@N:  :"d:\cnu\paper\mc8051_design\vhdl\alumux_.vhd":74:7:74:12|M
@TM:1178208244
@N: MF138 :"d:\cnu\paper\mc8051_design\vhdl\alumux_rtl.vhd":118:4:118:7|M
@N: MO106 :"d:\cnu\paper\mc8051_design\vhdl\alumux_rtl.vhd":118:4:118:7|M
@N: MF138 :"d:\cnu\paper\mc8051_design\vhdl\alumux_rtl.vhd":206:4:206:7|M
@N: MO106 :"d:\cnu\paper\mc8051_design\vhdl\alumux_rtl.vhd":206:4:206:7|M
@TM:1178208236
@N:  :"d:\cnu\paper\mc8051_design\vhdl\comb_divider_.vhd":72:7:72:18|M
@TM:1178208244
@N: FO125 :"d:\cnu\paper\mc8051_design\vhdl\comb_divider_rtl.vhd":88:6:88:7|M
@TM:1178208236
@N:  :"d:\cnu\paper\mc8051_design\vhdl\comb_mltplr_.vhd":72:7:72:17|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":74:7:74:17|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":93:8:93:10|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":94:8:94:9|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":94:8:94:9|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":94:8:94:9|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":95:8:95:9|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":95:8:95:9|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_.vhd":95:8:95:9|M
@TM:1178208287
@N: FX103 :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_rtl.vhd":334:4:334:5|M
@TM:1178208244
@N: MO106 :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_rtl.vhd":437:8:437:11|M
@TM:1178208236
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_fsm_rtl.vhd":2150:10:2150:23|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\control_mem_.vhd":75:7:75:17|M
@TM:1178208255
@W: BN132 :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":505:4:505:5|M
@TM:1178208287
@N: FX103 :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":630:4:630:7|M
@TM:1178208236
@W:  :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":663:6:663:19|M
@TM:1178208244
@N:  :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":864:4:864:5|M
@TM:1178208236
@N: CL134 :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":864:4:864:5|M
@TM:1178208244
@N: MF135 :"d:\cnu\paper\mc8051_design\vhdl\control_mem_rtl.vhd":864:4:864:5|M
@TM:1178208236
@N:  :"d:\cnu\paper\mc8051_design\vhdl\dcml_adjust_.vhd":72:7:72:17|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_alu_.vhd":75:7:75:16|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_control_.vhd":74:7:74:20|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_core_.vhd":75:7:75:17|M
@TM:1178208202
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_core_.vhd":125:7:125:17|M
@TM:1178208236
@W:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_core_struc.vhd":80:9:80:15|M
@W:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_core_struc.vhd":81:9:81:13|M
@N: CD231 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_p.vhd":259:15:259:16|M
@N: CD231 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_p.vhd":259:15:259:16|M
@N: CD231 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_p.vhd":259:15:259:16|M
@N: CD232 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_p.vhd":265:24:265:25|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_siu_.vhd":71:7:71:16|M
@TM:1178208255
@W: BN132 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_siu_rtl.vhd":137:6:137:7|M
@TM:1178208244
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_siu_rtl.vhd":206:6:206:7|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_siu_rtl.vhd":206:6:206:7|M
@TM:1178208236
@W: CL170 :"d:\cnu\paper\mc8051_design\vhdl\mc8051_siu_rtl.vhd":417:6:417:7|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_tmrctr_.vhd":71:7:71:19|M
@TM:1178208244
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_tmrctr_rtl.vhd":230:4:230:5|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_tmrctr_rtl.vhd":230:4:230:5|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_tmrctr_rtl.vhd":230:4:230:5|M
@N:  :"d:\cnu\paper\mc8051_design\vhdl\mc8051_tmrctr_rtl.vhd":230:4:230:5|M