lpm_divide_99f.tdf

基于fpga的屏幕测试程序

--lpm_divide DEVICE_FAMILY="Cyclone" LPM_DREPRESENTATION="SIGNED" LPM_NREPRESENTATION="SIGNED" LPM_WIDTHD=9 LPM_WIDTHN=19 OPTIMIZE_FOR_SPEED=9 denom numer quotient
--VERSION_BEGIN 5.0 cbx_cycloneii 2004:12:20:14:28:52:SJ cbx_lpm_add_sub 2005:04:12:13:30:42:SJ cbx_lpm_divide 2005:03:14:22:01:08:SJ cbx_mgl 2005:05:19:13:51:58:SJ cbx_stratix 2005:06:02:09:53:04:SJ cbx_stratixii 2004:12:22:13:27:12:SJ cbx_util_mgl 2005:04:04:13:50:06:SJ  VERSION_END


--  Copyright (C) 1988-2005 Altera Corporation
--  Your use of Altera Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Altera Program License 
--  Subscription Agreement, Altera MegaCore Function License 
--  Agreement, or other applicable license agreement, including, 
--  without limitation, that your use is for the sole purpose of 
--  programming logic devices manufactured by Altera and sold by 
--  Altera or its authorized distributors.  Please refer to the 
--  applicable agreement for further details.


FUNCTION sign_div_unsign_b5g (denominator[8..0], numerator[18..0])
RETURNS ( quotient[18..0], remainder[8..0]);

--synthesis_resources = lut 40 
SUBDESIGN lpm_divide_99f
( 
	denom[8..0]	:	input;
	numer[18..0]	:	input;
	quotient[18..0]	:	output;
	remain[8..0]	:	output;
) 
VARIABLE 
	divider : sign_div_unsign_b5g;
	numer_tmp[18..0]	: WIRE;

BEGIN 
	divider.denominator[] = denom[];
	divider.numerator[] = numer_tmp[];
	numer_tmp[] = numer[];
	quotient[] = divider.quotient[];
	remain[] = divider.remainder[];
END;
--VALID FILE