📄 dds_vhdl.tan.rpt
字号:
; N/A ; 140.83 MHz ( period = 7.101 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a9~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 140.83 MHz ( period = 7.101 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a9~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 140.83 MHz ( period = 7.101 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a9~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.08 MHz ( period = 7.088 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.10 MHz ( period = 7.087 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.24 MHz ( period = 7.080 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.34 MHz ( period = 7.075 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.34 MHz ( period = 7.075 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.34 MHz ( period = 7.075 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a6~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5] ; CLK ; CLK ; None ; None ; None ;
; N/A ; 141.34 MHz ( period = 7.075 ns ) ; SIN_ROM:u3|altsyncram:altsyncram_component|altsyncram_gmu:auto_generated|altsyncram_8kc2:altsyncram1|ram_block3a
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -