⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 prev_cmp_fourbitadder.tan.qmsg

📁 用VHDL来模拟实现钟最终实现数字电子钟的设计
💻 QMSG
字号:
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 20:45:54 2008 " "Info: Processing started: Wed Apr 09 20:45:54 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fourbitadder -c fourbitadder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fourbitadder -c fourbitadder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "y\[0\] dcount 12.244 ns Longest " "Info: Longest tpd from source pin \"y\[0\]\" to destination pin \"dcount\" is 12.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns y\[0\] 1 PIN PIN_11 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_11; Fanout = 2; PIN Node = 'y\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "fourbitadder.vhd" "" { Text "D:/EDA/030501713/adder/fourbitadder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.519 ns) + CELL(0.292 ns) 7.280 ns onebitadder:U0\|count~74 2 COMB LC_X1_Y4_N3 2 " "Info: 2: + IC(5.519 ns) + CELL(0.292 ns) = 7.280 ns; Loc. = LC_X1_Y4_N3; Fanout = 2; COMB Node = 'onebitadder:U0\|count~74'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { y[0] onebitadder:U0|count~74 } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "D:/EDA/030501713/adder/onebitadder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.576 ns onebitadder:U1\|count~133 3 COMB LC_X1_Y4_N4 2 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.576 ns; Loc. = LC_X1_Y4_N4; Fanout = 2; COMB Node = 'onebitadder:U1\|count~133'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { onebitadder:U0|count~74 onebitadder:U1|count~133 } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "D:/EDA/030501713/adder/onebitadder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 8.030 ns onebitadder:U2\|count~182 4 COMB LC_X1_Y4_N5 2 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 8.030 ns; Loc. = LC_X1_Y4_N5; Fanout = 2; COMB Node = 'onebitadder:U2\|count~182'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { onebitadder:U1|count~133 onebitadder:U2|count~182 } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "D:/EDA/030501713/adder/onebitadder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 8.579 ns onebitadder:U3\|count~72 5 COMB LC_X1_Y4_N9 1 " "Info: 5: + IC(0.435 ns) + CELL(0.114 ns) = 8.579 ns; Loc. = LC_X1_Y4_N9; Fanout = 1; COMB Node = 'onebitadder:U3\|count~72'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { onebitadder:U2|count~182 onebitadder:U3|count~72 } "NODE_NAME" } } { "onebitadder.vhd" "" { Text "D:/EDA/030501713/adder/onebitadder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(2.124 ns) 12.244 ns dcount 6 PIN PIN_34 0 " "Info: 6: + IC(1.541 ns) + CELL(2.124 ns) = 12.244 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'dcount'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.665 ns" { onebitadder:U3|count~72 dcount } "NODE_NAME" } } { "fourbitadder.vhd" "" { Text "D:/EDA/030501713/adder/fourbitadder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.227 ns ( 34.52 % ) " "Info: Total cell delay = 4.227 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.017 ns ( 65.48 % ) " "Info: Total interconnect delay = 8.017 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.244 ns" { y[0] onebitadder:U0|count~74 onebitadder:U1|count~133 onebitadder:U2|count~182 onebitadder:U3|count~72 dcount } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.244 ns" { y[0] {} y[0]~out0 {} onebitadder:U0|count~74 {} onebitadder:U1|count~133 {} onebitadder:U2|count~182 {} onebitadder:U3|count~72 {} dcount {} } { 0.000ns 0.000ns 5.519ns 0.182ns 0.340ns 0.435ns 1.541ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "110 " "Info: Allocated 110 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 20:45:55 2008 " "Info: Processing ended: Wed Apr 09 20:45:55 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -